36 lines
1.2 KiB
Plaintext
36 lines
1.2 KiB
Plaintext
|
* Freescale i.MX/MXC GPIO controller
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : Should be "fsl,<soc>-gpio"
|
||
|
|
- reg : Address and length of the register set for the device
|
||
|
|
- interrupts : Should be the port interrupt shared by all 32 pins, if
|
||
|
|
one number. If two numbers, the first one is the interrupt shared
|
||
|
|
by low 16 pins and the second one is for high 16 pins.
|
||
|
|
- gpio-controller : Marks the device node as a gpio controller.
|
||
|
|
- #gpio-cells : Should be two. The first cell is the pin number and
|
||
|
|
the second cell is used to specify the gpio polarity:
|
||
|
|
0 = active high
|
||
|
|
1 = active low
|
||
|
|
- interrupt-controller: Marks the device node as an interrupt controller.
|
||
|
|
- #interrupt-cells : Should be 2. The first cell is the GPIO number.
|
||
|
|
The second cell bits[3:0] is used to specify trigger type and level flags:
|
||
|
|
1 = low-to-high edge triggered.
|
||
|
|
2 = high-to-low edge triggered.
|
||
|
|
4 = active high level-sensitive.
|
||
|
|
8 = active low level-sensitive.
|
||
|
|
|
||
|
|
Optional properties:
|
||
|
|
- clocks: the clock for clocking the GPIO silicon
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
gpio0: gpio@73f84000 {
|
||
|
|
compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
|
||
|
|
reg = <0x73f84000 0x4000>;
|
||
|
|
interrupts = <50 51>;
|
||
|
|
gpio-controller;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
};
|