145 lines
4.8 KiB
C
145 lines
4.8 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2003-2006 Simtec Electronics <linux@simtec.co.uk>
|
||
|
|
* http://armlinux.simtec.co.uk/
|
||
|
|
*
|
||
|
|
* S3C2410 clock register definitions
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARM_REGS_CLOCK
|
||
|
|
#define __ASM_ARM_REGS_CLOCK
|
||
|
|
|
||
|
|
#define S3C2410_CLKREG(x) ((x) + S3C24XX_VA_CLKPWR)
|
||
|
|
|
||
|
|
#define S3C2410_PLLVAL(_m,_p,_s) ((_m) << 12 | ((_p) << 4) | ((_s)))
|
||
|
|
|
||
|
|
#define S3C2410_LOCKTIME S3C2410_CLKREG(0x00)
|
||
|
|
#define S3C2410_MPLLCON S3C2410_CLKREG(0x04)
|
||
|
|
#define S3C2410_UPLLCON S3C2410_CLKREG(0x08)
|
||
|
|
#define S3C2410_CLKCON S3C2410_CLKREG(0x0C)
|
||
|
|
#define S3C2410_CLKSLOW S3C2410_CLKREG(0x10)
|
||
|
|
#define S3C2410_CLKDIVN S3C2410_CLKREG(0x14)
|
||
|
|
|
||
|
|
#define S3C2410_CLKCON_IDLE (1<<2)
|
||
|
|
#define S3C2410_CLKCON_POWER (1<<3)
|
||
|
|
#define S3C2410_CLKCON_NAND (1<<4)
|
||
|
|
#define S3C2410_CLKCON_LCDC (1<<5)
|
||
|
|
#define S3C2410_CLKCON_USBH (1<<6)
|
||
|
|
#define S3C2410_CLKCON_USBD (1<<7)
|
||
|
|
#define S3C2410_CLKCON_PWMT (1<<8)
|
||
|
|
#define S3C2410_CLKCON_SDI (1<<9)
|
||
|
|
#define S3C2410_CLKCON_UART0 (1<<10)
|
||
|
|
#define S3C2410_CLKCON_UART1 (1<<11)
|
||
|
|
#define S3C2410_CLKCON_UART2 (1<<12)
|
||
|
|
#define S3C2410_CLKCON_GPIO (1<<13)
|
||
|
|
#define S3C2410_CLKCON_RTC (1<<14)
|
||
|
|
#define S3C2410_CLKCON_ADC (1<<15)
|
||
|
|
#define S3C2410_CLKCON_IIC (1<<16)
|
||
|
|
#define S3C2410_CLKCON_IIS (1<<17)
|
||
|
|
#define S3C2410_CLKCON_SPI (1<<18)
|
||
|
|
|
||
|
|
#define S3C2410_CLKDIVN_PDIVN (1<<0)
|
||
|
|
#define S3C2410_CLKDIVN_HDIVN (1<<1)
|
||
|
|
|
||
|
|
#define S3C2410_CLKSLOW_UCLK_OFF (1<<7)
|
||
|
|
#define S3C2410_CLKSLOW_MPLL_OFF (1<<5)
|
||
|
|
#define S3C2410_CLKSLOW_SLOW (1<<4)
|
||
|
|
#define S3C2410_CLKSLOW_SLOWVAL(x) (x)
|
||
|
|
#define S3C2410_CLKSLOW_GET_SLOWVAL(x) ((x) & 7)
|
||
|
|
|
||
|
|
#if defined(CONFIG_CPU_S3C2440) || defined(CONFIG_CPU_S3C2442)
|
||
|
|
|
||
|
|
/* extra registers */
|
||
|
|
#define S3C2440_CAMDIVN S3C2410_CLKREG(0x18)
|
||
|
|
|
||
|
|
#define S3C2440_CLKCON_CAMERA (1<<19)
|
||
|
|
#define S3C2440_CLKCON_AC97 (1<<20)
|
||
|
|
|
||
|
|
#define S3C2440_CLKDIVN_PDIVN (1<<0)
|
||
|
|
#define S3C2440_CLKDIVN_HDIVN_MASK (3<<1)
|
||
|
|
#define S3C2440_CLKDIVN_HDIVN_1 (0<<1)
|
||
|
|
#define S3C2440_CLKDIVN_HDIVN_2 (1<<1)
|
||
|
|
#define S3C2440_CLKDIVN_HDIVN_4_8 (2<<1)
|
||
|
|
#define S3C2440_CLKDIVN_HDIVN_3_6 (3<<1)
|
||
|
|
#define S3C2440_CLKDIVN_UCLK (1<<3)
|
||
|
|
|
||
|
|
#define S3C2440_CAMDIVN_CAMCLK_MASK (0xf<<0)
|
||
|
|
#define S3C2440_CAMDIVN_CAMCLK_SEL (1<<4)
|
||
|
|
#define S3C2440_CAMDIVN_HCLK3_HALF (1<<8)
|
||
|
|
#define S3C2440_CAMDIVN_HCLK4_HALF (1<<9)
|
||
|
|
#define S3C2440_CAMDIVN_DVSEN (1<<12)
|
||
|
|
|
||
|
|
#define S3C2442_CAMDIVN_CAMCLK_DIV3 (1<<5)
|
||
|
|
|
||
|
|
#endif /* CONFIG_CPU_S3C2440 or CONFIG_CPU_S3C2442 */
|
||
|
|
|
||
|
|
#if defined(CONFIG_CPU_S3C2412)
|
||
|
|
|
||
|
|
#define S3C2412_OSCSET S3C2410_CLKREG(0x18)
|
||
|
|
#define S3C2412_CLKSRC S3C2410_CLKREG(0x1C)
|
||
|
|
|
||
|
|
#define S3C2412_PLLCON_OFF (1<<20)
|
||
|
|
|
||
|
|
#define S3C2412_CLKDIVN_PDIVN (1<<2)
|
||
|
|
#define S3C2412_CLKDIVN_HDIVN_MASK (3<<0)
|
||
|
|
#define S3C2412_CLKDIVN_ARMDIVN (1<<3)
|
||
|
|
#define S3C2412_CLKDIVN_DVSEN (1<<4)
|
||
|
|
#define S3C2412_CLKDIVN_HALFHCLK (1<<5)
|
||
|
|
#define S3C2412_CLKDIVN_USB48DIV (1<<6)
|
||
|
|
#define S3C2412_CLKDIVN_UARTDIV_MASK (15<<8)
|
||
|
|
#define S3C2412_CLKDIVN_UARTDIV_SHIFT (8)
|
||
|
|
#define S3C2412_CLKDIVN_I2SDIV_MASK (15<<12)
|
||
|
|
#define S3C2412_CLKDIVN_I2SDIV_SHIFT (12)
|
||
|
|
#define S3C2412_CLKDIVN_CAMDIV_MASK (15<<16)
|
||
|
|
#define S3C2412_CLKDIVN_CAMDIV_SHIFT (16)
|
||
|
|
|
||
|
|
#define S3C2412_CLKCON_WDT (1<<28)
|
||
|
|
#define S3C2412_CLKCON_SPI (1<<27)
|
||
|
|
#define S3C2412_CLKCON_IIS (1<<26)
|
||
|
|
#define S3C2412_CLKCON_IIC (1<<25)
|
||
|
|
#define S3C2412_CLKCON_ADC (1<<24)
|
||
|
|
#define S3C2412_CLKCON_RTC (1<<23)
|
||
|
|
#define S3C2412_CLKCON_GPIO (1<<22)
|
||
|
|
#define S3C2412_CLKCON_UART2 (1<<21)
|
||
|
|
#define S3C2412_CLKCON_UART1 (1<<20)
|
||
|
|
#define S3C2412_CLKCON_UART0 (1<<19)
|
||
|
|
#define S3C2412_CLKCON_SDI (1<<18)
|
||
|
|
#define S3C2412_CLKCON_PWMT (1<<17)
|
||
|
|
#define S3C2412_CLKCON_USBD (1<<16)
|
||
|
|
#define S3C2412_CLKCON_CAMCLK (1<<15)
|
||
|
|
#define S3C2412_CLKCON_UARTCLK (1<<14)
|
||
|
|
/* missing 13 */
|
||
|
|
#define S3C2412_CLKCON_USB_HOST48 (1<<12)
|
||
|
|
#define S3C2412_CLKCON_USB_DEV48 (1<<11)
|
||
|
|
#define S3C2412_CLKCON_HCLKdiv2 (1<<10)
|
||
|
|
#define S3C2412_CLKCON_HCLKx2 (1<<9)
|
||
|
|
#define S3C2412_CLKCON_SDRAM (1<<8)
|
||
|
|
/* missing 7 */
|
||
|
|
#define S3C2412_CLKCON_USBH S3C2410_CLKCON_USBH
|
||
|
|
#define S3C2412_CLKCON_LCDC S3C2410_CLKCON_LCDC
|
||
|
|
#define S3C2412_CLKCON_NAND S3C2410_CLKCON_NAND
|
||
|
|
#define S3C2412_CLKCON_DMA3 (1<<3)
|
||
|
|
#define S3C2412_CLKCON_DMA2 (1<<2)
|
||
|
|
#define S3C2412_CLKCON_DMA1 (1<<1)
|
||
|
|
#define S3C2412_CLKCON_DMA0 (1<<0)
|
||
|
|
|
||
|
|
/* clock sourec controls */
|
||
|
|
|
||
|
|
#define S3C2412_CLKSRC_EXTCLKDIV_MASK (7 << 0)
|
||
|
|
#define S3C2412_CLKSRC_EXTCLKDIV_SHIFT (0)
|
||
|
|
#define S3C2412_CLKSRC_MDIVCLK_EXTCLKDIV (1<<3)
|
||
|
|
#define S3C2412_CLKSRC_MSYSCLK_MPLL (1<<4)
|
||
|
|
#define S3C2412_CLKSRC_USYSCLK_UPLL (1<<5)
|
||
|
|
#define S3C2412_CLKSRC_UARTCLK_MPLL (1<<8)
|
||
|
|
#define S3C2412_CLKSRC_I2SCLK_MPLL (1<<9)
|
||
|
|
#define S3C2412_CLKSRC_USBCLK_HCLK (1<<10)
|
||
|
|
#define S3C2412_CLKSRC_CAMCLK_HCLK (1<<11)
|
||
|
|
#define S3C2412_CLKSRC_UREFCLK_EXTCLK (1<<12)
|
||
|
|
#define S3C2412_CLKSRC_EREFCLK_EXTCLK (1<<14)
|
||
|
|
|
||
|
|
#endif /* CONFIG_CPU_S3C2412 */
|
||
|
|
|
||
|
|
#define S3C2416_CLKDIV2 S3C2410_CLKREG(0x28)
|
||
|
|
|
||
|
|
#endif /* __ASM_ARM_REGS_CLOCK */
|