401 lines
13 KiB
C
401 lines
13 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* asm-offsets.c: Calculate pt_regs and task_struct offsets.
|
||
|
|
*
|
||
|
|
* Copyright (C) 1996 David S. Miller
|
||
|
|
* Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002, 2003 Ralf Baechle
|
||
|
|
* Copyright (C) 1999, 2000 Silicon Graphics, Inc.
|
||
|
|
*
|
||
|
|
* Kevin Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
|
||
|
|
* Copyright (C) 2000 MIPS Technologies, Inc.
|
||
|
|
*/
|
||
|
|
#include <linux/compat.h>
|
||
|
|
#include <linux/types.h>
|
||
|
|
#include <linux/sched.h>
|
||
|
|
#include <linux/mm.h>
|
||
|
|
#include <linux/kbuild.h>
|
||
|
|
#include <linux/suspend.h>
|
||
|
|
#include <asm/cpu-info.h>
|
||
|
|
#include <asm/pm.h>
|
||
|
|
#include <asm/ptrace.h>
|
||
|
|
#include <asm/processor.h>
|
||
|
|
#include <asm/smp-cps.h>
|
||
|
|
|
||
|
|
#include <linux/kvm_host.h>
|
||
|
|
|
||
|
|
void output_ptreg_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("MIPS pt_regs offsets.");
|
||
|
|
OFFSET(PT_R0, pt_regs, regs[0]);
|
||
|
|
OFFSET(PT_R1, pt_regs, regs[1]);
|
||
|
|
OFFSET(PT_R2, pt_regs, regs[2]);
|
||
|
|
OFFSET(PT_R3, pt_regs, regs[3]);
|
||
|
|
OFFSET(PT_R4, pt_regs, regs[4]);
|
||
|
|
OFFSET(PT_R5, pt_regs, regs[5]);
|
||
|
|
OFFSET(PT_R6, pt_regs, regs[6]);
|
||
|
|
OFFSET(PT_R7, pt_regs, regs[7]);
|
||
|
|
OFFSET(PT_R8, pt_regs, regs[8]);
|
||
|
|
OFFSET(PT_R9, pt_regs, regs[9]);
|
||
|
|
OFFSET(PT_R10, pt_regs, regs[10]);
|
||
|
|
OFFSET(PT_R11, pt_regs, regs[11]);
|
||
|
|
OFFSET(PT_R12, pt_regs, regs[12]);
|
||
|
|
OFFSET(PT_R13, pt_regs, regs[13]);
|
||
|
|
OFFSET(PT_R14, pt_regs, regs[14]);
|
||
|
|
OFFSET(PT_R15, pt_regs, regs[15]);
|
||
|
|
OFFSET(PT_R16, pt_regs, regs[16]);
|
||
|
|
OFFSET(PT_R17, pt_regs, regs[17]);
|
||
|
|
OFFSET(PT_R18, pt_regs, regs[18]);
|
||
|
|
OFFSET(PT_R19, pt_regs, regs[19]);
|
||
|
|
OFFSET(PT_R20, pt_regs, regs[20]);
|
||
|
|
OFFSET(PT_R21, pt_regs, regs[21]);
|
||
|
|
OFFSET(PT_R22, pt_regs, regs[22]);
|
||
|
|
OFFSET(PT_R23, pt_regs, regs[23]);
|
||
|
|
OFFSET(PT_R24, pt_regs, regs[24]);
|
||
|
|
OFFSET(PT_R25, pt_regs, regs[25]);
|
||
|
|
OFFSET(PT_R26, pt_regs, regs[26]);
|
||
|
|
OFFSET(PT_R27, pt_regs, regs[27]);
|
||
|
|
OFFSET(PT_R28, pt_regs, regs[28]);
|
||
|
|
OFFSET(PT_R29, pt_regs, regs[29]);
|
||
|
|
OFFSET(PT_R30, pt_regs, regs[30]);
|
||
|
|
OFFSET(PT_R31, pt_regs, regs[31]);
|
||
|
|
OFFSET(PT_LO, pt_regs, lo);
|
||
|
|
OFFSET(PT_HI, pt_regs, hi);
|
||
|
|
#ifdef CONFIG_CPU_HAS_SMARTMIPS
|
||
|
|
OFFSET(PT_ACX, pt_regs, acx);
|
||
|
|
#endif
|
||
|
|
OFFSET(PT_EPC, pt_regs, cp0_epc);
|
||
|
|
OFFSET(PT_BVADDR, pt_regs, cp0_badvaddr);
|
||
|
|
OFFSET(PT_STATUS, pt_regs, cp0_status);
|
||
|
|
OFFSET(PT_CAUSE, pt_regs, cp0_cause);
|
||
|
|
#ifdef CONFIG_CPU_CAVIUM_OCTEON
|
||
|
|
OFFSET(PT_MPL, pt_regs, mpl);
|
||
|
|
OFFSET(PT_MTP, pt_regs, mtp);
|
||
|
|
#endif /* CONFIG_CPU_CAVIUM_OCTEON */
|
||
|
|
DEFINE(PT_SIZE, sizeof(struct pt_regs));
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
void output_task_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("MIPS task_struct offsets.");
|
||
|
|
OFFSET(TASK_STATE, task_struct, state);
|
||
|
|
OFFSET(TASK_THREAD_INFO, task_struct, stack);
|
||
|
|
OFFSET(TASK_FLAGS, task_struct, flags);
|
||
|
|
OFFSET(TASK_MM, task_struct, mm);
|
||
|
|
OFFSET(TASK_PID, task_struct, pid);
|
||
|
|
#if defined(CONFIG_STACKPROTECTOR)
|
||
|
|
OFFSET(TASK_STACK_CANARY, task_struct, stack_canary);
|
||
|
|
#endif
|
||
|
|
DEFINE(TASK_STRUCT_SIZE, sizeof(struct task_struct));
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
void output_thread_info_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("MIPS thread_info offsets.");
|
||
|
|
OFFSET(TI_TASK, thread_info, task);
|
||
|
|
OFFSET(TI_FLAGS, thread_info, flags);
|
||
|
|
OFFSET(TI_TP_VALUE, thread_info, tp_value);
|
||
|
|
OFFSET(TI_CPU, thread_info, cpu);
|
||
|
|
OFFSET(TI_PRE_COUNT, thread_info, preempt_count);
|
||
|
|
OFFSET(TI_ADDR_LIMIT, thread_info, addr_limit);
|
||
|
|
OFFSET(TI_REGS, thread_info, regs);
|
||
|
|
DEFINE(_THREAD_SIZE, THREAD_SIZE);
|
||
|
|
DEFINE(_THREAD_MASK, THREAD_MASK);
|
||
|
|
DEFINE(_IRQ_STACK_SIZE, IRQ_STACK_SIZE);
|
||
|
|
DEFINE(_IRQ_STACK_START, IRQ_STACK_START);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
void output_thread_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("MIPS specific thread_struct offsets.");
|
||
|
|
OFFSET(THREAD_REG16, task_struct, thread.reg16);
|
||
|
|
OFFSET(THREAD_REG17, task_struct, thread.reg17);
|
||
|
|
OFFSET(THREAD_REG18, task_struct, thread.reg18);
|
||
|
|
OFFSET(THREAD_REG19, task_struct, thread.reg19);
|
||
|
|
OFFSET(THREAD_REG20, task_struct, thread.reg20);
|
||
|
|
OFFSET(THREAD_REG21, task_struct, thread.reg21);
|
||
|
|
OFFSET(THREAD_REG22, task_struct, thread.reg22);
|
||
|
|
OFFSET(THREAD_REG23, task_struct, thread.reg23);
|
||
|
|
OFFSET(THREAD_REG29, task_struct, thread.reg29);
|
||
|
|
OFFSET(THREAD_REG30, task_struct, thread.reg30);
|
||
|
|
OFFSET(THREAD_REG31, task_struct, thread.reg31);
|
||
|
|
OFFSET(THREAD_STATUS, task_struct,
|
||
|
|
thread.cp0_status);
|
||
|
|
OFFSET(THREAD_FPU, task_struct, thread.fpu);
|
||
|
|
|
||
|
|
OFFSET(THREAD_BVADDR, task_struct, \
|
||
|
|
thread.cp0_badvaddr);
|
||
|
|
OFFSET(THREAD_BUADDR, task_struct, \
|
||
|
|
thread.cp0_baduaddr);
|
||
|
|
OFFSET(THREAD_ECODE, task_struct, \
|
||
|
|
thread.error_code);
|
||
|
|
OFFSET(THREAD_TRAPNO, task_struct, thread.trap_nr);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
void output_thread_fpu_defines(void)
|
||
|
|
{
|
||
|
|
OFFSET(THREAD_FPR0, task_struct, thread.fpu.fpr[0]);
|
||
|
|
OFFSET(THREAD_FPR1, task_struct, thread.fpu.fpr[1]);
|
||
|
|
OFFSET(THREAD_FPR2, task_struct, thread.fpu.fpr[2]);
|
||
|
|
OFFSET(THREAD_FPR3, task_struct, thread.fpu.fpr[3]);
|
||
|
|
OFFSET(THREAD_FPR4, task_struct, thread.fpu.fpr[4]);
|
||
|
|
OFFSET(THREAD_FPR5, task_struct, thread.fpu.fpr[5]);
|
||
|
|
OFFSET(THREAD_FPR6, task_struct, thread.fpu.fpr[6]);
|
||
|
|
OFFSET(THREAD_FPR7, task_struct, thread.fpu.fpr[7]);
|
||
|
|
OFFSET(THREAD_FPR8, task_struct, thread.fpu.fpr[8]);
|
||
|
|
OFFSET(THREAD_FPR9, task_struct, thread.fpu.fpr[9]);
|
||
|
|
OFFSET(THREAD_FPR10, task_struct, thread.fpu.fpr[10]);
|
||
|
|
OFFSET(THREAD_FPR11, task_struct, thread.fpu.fpr[11]);
|
||
|
|
OFFSET(THREAD_FPR12, task_struct, thread.fpu.fpr[12]);
|
||
|
|
OFFSET(THREAD_FPR13, task_struct, thread.fpu.fpr[13]);
|
||
|
|
OFFSET(THREAD_FPR14, task_struct, thread.fpu.fpr[14]);
|
||
|
|
OFFSET(THREAD_FPR15, task_struct, thread.fpu.fpr[15]);
|
||
|
|
OFFSET(THREAD_FPR16, task_struct, thread.fpu.fpr[16]);
|
||
|
|
OFFSET(THREAD_FPR17, task_struct, thread.fpu.fpr[17]);
|
||
|
|
OFFSET(THREAD_FPR18, task_struct, thread.fpu.fpr[18]);
|
||
|
|
OFFSET(THREAD_FPR19, task_struct, thread.fpu.fpr[19]);
|
||
|
|
OFFSET(THREAD_FPR20, task_struct, thread.fpu.fpr[20]);
|
||
|
|
OFFSET(THREAD_FPR21, task_struct, thread.fpu.fpr[21]);
|
||
|
|
OFFSET(THREAD_FPR22, task_struct, thread.fpu.fpr[22]);
|
||
|
|
OFFSET(THREAD_FPR23, task_struct, thread.fpu.fpr[23]);
|
||
|
|
OFFSET(THREAD_FPR24, task_struct, thread.fpu.fpr[24]);
|
||
|
|
OFFSET(THREAD_FPR25, task_struct, thread.fpu.fpr[25]);
|
||
|
|
OFFSET(THREAD_FPR26, task_struct, thread.fpu.fpr[26]);
|
||
|
|
OFFSET(THREAD_FPR27, task_struct, thread.fpu.fpr[27]);
|
||
|
|
OFFSET(THREAD_FPR28, task_struct, thread.fpu.fpr[28]);
|
||
|
|
OFFSET(THREAD_FPR29, task_struct, thread.fpu.fpr[29]);
|
||
|
|
OFFSET(THREAD_FPR30, task_struct, thread.fpu.fpr[30]);
|
||
|
|
OFFSET(THREAD_FPR31, task_struct, thread.fpu.fpr[31]);
|
||
|
|
|
||
|
|
OFFSET(THREAD_FCR31, task_struct, thread.fpu.fcr31);
|
||
|
|
OFFSET(THREAD_MSA_CSR, task_struct, thread.fpu.msacsr);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
void output_mm_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("Size of struct page");
|
||
|
|
DEFINE(STRUCT_PAGE_SIZE, sizeof(struct page));
|
||
|
|
BLANK();
|
||
|
|
COMMENT("Linux mm_struct offsets.");
|
||
|
|
OFFSET(MM_USERS, mm_struct, mm_users);
|
||
|
|
OFFSET(MM_PGD, mm_struct, pgd);
|
||
|
|
OFFSET(MM_CONTEXT, mm_struct, context);
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PGD_T_SIZE, sizeof(pgd_t));
|
||
|
|
DEFINE(_PMD_T_SIZE, sizeof(pmd_t));
|
||
|
|
DEFINE(_PTE_T_SIZE, sizeof(pte_t));
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PGD_T_LOG2, PGD_T_LOG2);
|
||
|
|
#ifndef __PAGETABLE_PMD_FOLDED
|
||
|
|
DEFINE(_PMD_T_LOG2, PMD_T_LOG2);
|
||
|
|
#endif
|
||
|
|
DEFINE(_PTE_T_LOG2, PTE_T_LOG2);
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PGD_ORDER, PGD_ORDER);
|
||
|
|
#ifndef __PAGETABLE_PMD_FOLDED
|
||
|
|
DEFINE(_PMD_ORDER, PMD_ORDER);
|
||
|
|
#endif
|
||
|
|
DEFINE(_PTE_ORDER, PTE_ORDER);
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PMD_SHIFT, PMD_SHIFT);
|
||
|
|
DEFINE(_PGDIR_SHIFT, PGDIR_SHIFT);
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PTRS_PER_PGD, PTRS_PER_PGD);
|
||
|
|
DEFINE(_PTRS_PER_PMD, PTRS_PER_PMD);
|
||
|
|
DEFINE(_PTRS_PER_PTE, PTRS_PER_PTE);
|
||
|
|
BLANK();
|
||
|
|
DEFINE(_PAGE_SHIFT, PAGE_SHIFT);
|
||
|
|
DEFINE(_PAGE_SIZE, PAGE_SIZE);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_32BIT
|
||
|
|
void output_sc_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("Linux sigcontext offsets.");
|
||
|
|
OFFSET(SC_REGS, sigcontext, sc_regs);
|
||
|
|
OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
|
||
|
|
OFFSET(SC_ACX, sigcontext, sc_acx);
|
||
|
|
OFFSET(SC_MDHI, sigcontext, sc_mdhi);
|
||
|
|
OFFSET(SC_MDLO, sigcontext, sc_mdlo);
|
||
|
|
OFFSET(SC_PC, sigcontext, sc_pc);
|
||
|
|
OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
|
||
|
|
OFFSET(SC_FPC_EIR, sigcontext, sc_fpc_eir);
|
||
|
|
OFFSET(SC_HI1, sigcontext, sc_hi1);
|
||
|
|
OFFSET(SC_LO1, sigcontext, sc_lo1);
|
||
|
|
OFFSET(SC_HI2, sigcontext, sc_hi2);
|
||
|
|
OFFSET(SC_LO2, sigcontext, sc_lo2);
|
||
|
|
OFFSET(SC_HI3, sigcontext, sc_hi3);
|
||
|
|
OFFSET(SC_LO3, sigcontext, sc_lo3);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_64BIT
|
||
|
|
void output_sc_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("Linux sigcontext offsets.");
|
||
|
|
OFFSET(SC_REGS, sigcontext, sc_regs);
|
||
|
|
OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
|
||
|
|
OFFSET(SC_MDHI, sigcontext, sc_mdhi);
|
||
|
|
OFFSET(SC_MDLO, sigcontext, sc_mdlo);
|
||
|
|
OFFSET(SC_PC, sigcontext, sc_pc);
|
||
|
|
OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
void output_signal_defined(void)
|
||
|
|
{
|
||
|
|
COMMENT("Linux signal numbers.");
|
||
|
|
DEFINE(_SIGHUP, SIGHUP);
|
||
|
|
DEFINE(_SIGINT, SIGINT);
|
||
|
|
DEFINE(_SIGQUIT, SIGQUIT);
|
||
|
|
DEFINE(_SIGILL, SIGILL);
|
||
|
|
DEFINE(_SIGTRAP, SIGTRAP);
|
||
|
|
DEFINE(_SIGIOT, SIGIOT);
|
||
|
|
DEFINE(_SIGABRT, SIGABRT);
|
||
|
|
DEFINE(_SIGEMT, SIGEMT);
|
||
|
|
DEFINE(_SIGFPE, SIGFPE);
|
||
|
|
DEFINE(_SIGKILL, SIGKILL);
|
||
|
|
DEFINE(_SIGBUS, SIGBUS);
|
||
|
|
DEFINE(_SIGSEGV, SIGSEGV);
|
||
|
|
DEFINE(_SIGSYS, SIGSYS);
|
||
|
|
DEFINE(_SIGPIPE, SIGPIPE);
|
||
|
|
DEFINE(_SIGALRM, SIGALRM);
|
||
|
|
DEFINE(_SIGTERM, SIGTERM);
|
||
|
|
DEFINE(_SIGUSR1, SIGUSR1);
|
||
|
|
DEFINE(_SIGUSR2, SIGUSR2);
|
||
|
|
DEFINE(_SIGCHLD, SIGCHLD);
|
||
|
|
DEFINE(_SIGPWR, SIGPWR);
|
||
|
|
DEFINE(_SIGWINCH, SIGWINCH);
|
||
|
|
DEFINE(_SIGURG, SIGURG);
|
||
|
|
DEFINE(_SIGIO, SIGIO);
|
||
|
|
DEFINE(_SIGSTOP, SIGSTOP);
|
||
|
|
DEFINE(_SIGTSTP, SIGTSTP);
|
||
|
|
DEFINE(_SIGCONT, SIGCONT);
|
||
|
|
DEFINE(_SIGTTIN, SIGTTIN);
|
||
|
|
DEFINE(_SIGTTOU, SIGTTOU);
|
||
|
|
DEFINE(_SIGVTALRM, SIGVTALRM);
|
||
|
|
DEFINE(_SIGPROF, SIGPROF);
|
||
|
|
DEFINE(_SIGXCPU, SIGXCPU);
|
||
|
|
DEFINE(_SIGXFSZ, SIGXFSZ);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_CPU_CAVIUM_OCTEON
|
||
|
|
void output_octeon_cop2_state_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT("Octeon specific octeon_cop2_state offsets.");
|
||
|
|
OFFSET(OCTEON_CP2_CRC_IV, octeon_cop2_state, cop2_crc_iv);
|
||
|
|
OFFSET(OCTEON_CP2_CRC_LENGTH, octeon_cop2_state, cop2_crc_length);
|
||
|
|
OFFSET(OCTEON_CP2_CRC_POLY, octeon_cop2_state, cop2_crc_poly);
|
||
|
|
OFFSET(OCTEON_CP2_LLM_DAT, octeon_cop2_state, cop2_llm_dat);
|
||
|
|
OFFSET(OCTEON_CP2_3DES_IV, octeon_cop2_state, cop2_3des_iv);
|
||
|
|
OFFSET(OCTEON_CP2_3DES_KEY, octeon_cop2_state, cop2_3des_key);
|
||
|
|
OFFSET(OCTEON_CP2_3DES_RESULT, octeon_cop2_state, cop2_3des_result);
|
||
|
|
OFFSET(OCTEON_CP2_AES_INP0, octeon_cop2_state, cop2_aes_inp0);
|
||
|
|
OFFSET(OCTEON_CP2_AES_IV, octeon_cop2_state, cop2_aes_iv);
|
||
|
|
OFFSET(OCTEON_CP2_AES_KEY, octeon_cop2_state, cop2_aes_key);
|
||
|
|
OFFSET(OCTEON_CP2_AES_KEYLEN, octeon_cop2_state, cop2_aes_keylen);
|
||
|
|
OFFSET(OCTEON_CP2_AES_RESULT, octeon_cop2_state, cop2_aes_result);
|
||
|
|
OFFSET(OCTEON_CP2_GFM_MULT, octeon_cop2_state, cop2_gfm_mult);
|
||
|
|
OFFSET(OCTEON_CP2_GFM_POLY, octeon_cop2_state, cop2_gfm_poly);
|
||
|
|
OFFSET(OCTEON_CP2_GFM_RESULT, octeon_cop2_state, cop2_gfm_result);
|
||
|
|
OFFSET(OCTEON_CP2_HSH_DATW, octeon_cop2_state, cop2_hsh_datw);
|
||
|
|
OFFSET(OCTEON_CP2_HSH_IVW, octeon_cop2_state, cop2_hsh_ivw);
|
||
|
|
OFFSET(OCTEON_CP2_SHA3, octeon_cop2_state, cop2_sha3);
|
||
|
|
OFFSET(THREAD_CP2, task_struct, thread.cp2);
|
||
|
|
OFFSET(THREAD_CVMSEG, task_struct, thread.cvmseg.cvmseg);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_HIBERNATION
|
||
|
|
void output_pbe_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT(" Linux struct pbe offsets. ");
|
||
|
|
OFFSET(PBE_ADDRESS, pbe, address);
|
||
|
|
OFFSET(PBE_ORIG_ADDRESS, pbe, orig_address);
|
||
|
|
OFFSET(PBE_NEXT, pbe, next);
|
||
|
|
DEFINE(PBE_SIZE, sizeof(struct pbe));
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef CONFIG_CPU_PM
|
||
|
|
void output_pm_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT(" PM offsets. ");
|
||
|
|
#ifdef CONFIG_EVA
|
||
|
|
OFFSET(SSS_SEGCTL0, mips_static_suspend_state, segctl[0]);
|
||
|
|
OFFSET(SSS_SEGCTL1, mips_static_suspend_state, segctl[1]);
|
||
|
|
OFFSET(SSS_SEGCTL2, mips_static_suspend_state, segctl[2]);
|
||
|
|
#endif
|
||
|
|
OFFSET(SSS_SP, mips_static_suspend_state, sp);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
void output_kvm_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT(" KVM/MIPS Specific offsets. ");
|
||
|
|
|
||
|
|
OFFSET(VCPU_FPR0, kvm_vcpu_arch, fpu.fpr[0]);
|
||
|
|
OFFSET(VCPU_FPR1, kvm_vcpu_arch, fpu.fpr[1]);
|
||
|
|
OFFSET(VCPU_FPR2, kvm_vcpu_arch, fpu.fpr[2]);
|
||
|
|
OFFSET(VCPU_FPR3, kvm_vcpu_arch, fpu.fpr[3]);
|
||
|
|
OFFSET(VCPU_FPR4, kvm_vcpu_arch, fpu.fpr[4]);
|
||
|
|
OFFSET(VCPU_FPR5, kvm_vcpu_arch, fpu.fpr[5]);
|
||
|
|
OFFSET(VCPU_FPR6, kvm_vcpu_arch, fpu.fpr[6]);
|
||
|
|
OFFSET(VCPU_FPR7, kvm_vcpu_arch, fpu.fpr[7]);
|
||
|
|
OFFSET(VCPU_FPR8, kvm_vcpu_arch, fpu.fpr[8]);
|
||
|
|
OFFSET(VCPU_FPR9, kvm_vcpu_arch, fpu.fpr[9]);
|
||
|
|
OFFSET(VCPU_FPR10, kvm_vcpu_arch, fpu.fpr[10]);
|
||
|
|
OFFSET(VCPU_FPR11, kvm_vcpu_arch, fpu.fpr[11]);
|
||
|
|
OFFSET(VCPU_FPR12, kvm_vcpu_arch, fpu.fpr[12]);
|
||
|
|
OFFSET(VCPU_FPR13, kvm_vcpu_arch, fpu.fpr[13]);
|
||
|
|
OFFSET(VCPU_FPR14, kvm_vcpu_arch, fpu.fpr[14]);
|
||
|
|
OFFSET(VCPU_FPR15, kvm_vcpu_arch, fpu.fpr[15]);
|
||
|
|
OFFSET(VCPU_FPR16, kvm_vcpu_arch, fpu.fpr[16]);
|
||
|
|
OFFSET(VCPU_FPR17, kvm_vcpu_arch, fpu.fpr[17]);
|
||
|
|
OFFSET(VCPU_FPR18, kvm_vcpu_arch, fpu.fpr[18]);
|
||
|
|
OFFSET(VCPU_FPR19, kvm_vcpu_arch, fpu.fpr[19]);
|
||
|
|
OFFSET(VCPU_FPR20, kvm_vcpu_arch, fpu.fpr[20]);
|
||
|
|
OFFSET(VCPU_FPR21, kvm_vcpu_arch, fpu.fpr[21]);
|
||
|
|
OFFSET(VCPU_FPR22, kvm_vcpu_arch, fpu.fpr[22]);
|
||
|
|
OFFSET(VCPU_FPR23, kvm_vcpu_arch, fpu.fpr[23]);
|
||
|
|
OFFSET(VCPU_FPR24, kvm_vcpu_arch, fpu.fpr[24]);
|
||
|
|
OFFSET(VCPU_FPR25, kvm_vcpu_arch, fpu.fpr[25]);
|
||
|
|
OFFSET(VCPU_FPR26, kvm_vcpu_arch, fpu.fpr[26]);
|
||
|
|
OFFSET(VCPU_FPR27, kvm_vcpu_arch, fpu.fpr[27]);
|
||
|
|
OFFSET(VCPU_FPR28, kvm_vcpu_arch, fpu.fpr[28]);
|
||
|
|
OFFSET(VCPU_FPR29, kvm_vcpu_arch, fpu.fpr[29]);
|
||
|
|
OFFSET(VCPU_FPR30, kvm_vcpu_arch, fpu.fpr[30]);
|
||
|
|
OFFSET(VCPU_FPR31, kvm_vcpu_arch, fpu.fpr[31]);
|
||
|
|
|
||
|
|
OFFSET(VCPU_FCR31, kvm_vcpu_arch, fpu.fcr31);
|
||
|
|
OFFSET(VCPU_MSA_CSR, kvm_vcpu_arch, fpu.msacsr);
|
||
|
|
BLANK();
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_MIPS_CPS
|
||
|
|
void output_cps_defines(void)
|
||
|
|
{
|
||
|
|
COMMENT(" MIPS CPS offsets. ");
|
||
|
|
|
||
|
|
OFFSET(COREBOOTCFG_VPEMASK, core_boot_config, vpe_mask);
|
||
|
|
OFFSET(COREBOOTCFG_VPECONFIG, core_boot_config, vpe_config);
|
||
|
|
DEFINE(COREBOOTCFG_SIZE, sizeof(struct core_boot_config));
|
||
|
|
|
||
|
|
OFFSET(VPEBOOTCFG_PC, vpe_boot_config, pc);
|
||
|
|
OFFSET(VPEBOOTCFG_SP, vpe_boot_config, sp);
|
||
|
|
OFFSET(VPEBOOTCFG_GP, vpe_boot_config, gp);
|
||
|
|
DEFINE(VPEBOOTCFG_SIZE, sizeof(struct vpe_boot_config));
|
||
|
|
}
|
||
|
|
#endif
|