aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/drivers/clk/mediatek/clk-mt6779.c

2421 lines
58 KiB
C
Raw Permalink Normal View History

Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
// SPDX-License-Identifier: GPL-2.0
/*
* Copyright (c) 2019 MediaTek Inc.
* Author: Wendell Lin <wendell.lin@mediatek.com>
*/
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/slab.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include "clk-mtk.h"
#include "clk-mux.h"
#include "clk-gate.h"
#include <dt-bindings/clock/mt6779-clk.h>
#define MT_CCF_BRINGUP 0
#define MT_CCF_DEBUG_LOG 1
#ifdef CONFIG_ARM64
#define IOMEM(a) ((void __force __iomem *)((a)))
#endif
#define mt_reg_sync_writel(v, a) \
do { \
__raw_writel((v), IOMEM(a)); \
/* sync up */ \
mb(); } \
while (0)
#define clk_readl(addr) __raw_readl(IOMEM(addr))
#define clk_writel(addr, val) \
mt_reg_sync_writel(val, addr)
#define clk_setl(addr, val) \
mt_reg_sync_writel(clk_readl(addr) | (val), addr)
#define clk_clrl(addr, val) \
mt_reg_sync_writel(clk_readl(addr) & ~(val), addr)
#define PLL_EN (0x1 << 0)
#define PLL_PWR_ON (0x1 << 0)
#define PLL_ISO_EN (0x1 << 1)
#define ADSPPLL_DIV_RSTB (0x1 << 23)
static DEFINE_SPINLOCK(mt6779_clk_lock);
static DEFINE_SPINLOCK(mipi_lock);
#define apmixed_mipi_lock(flags) spin_lock_irqsave(&mipi_lock, flags)
#define apmixed_mipi_unlock(flags) spin_unlock_irqrestore(&mipi_lock, flags)
void __iomem *cksys_base;
void __iomem *infracfg_base;
void __iomem *apmixed_base;
/* CKSYS */
#define CLK_CFG_UPDATE (cksys_base + 0x004)
#define CLK_CFG_0 (cksys_base + 0x020)
#define CLK_CFG_1 (cksys_base + 0x030)
#define CLK_CFG_2 (cksys_base + 0x040)
#define CLK_CFG_3 (cksys_base + 0x050)
#define CLK_CFG_6 (cksys_base + 0x080)
#define CLK_CFG_6_SET (cksys_base + 0x084)
#define CLK_CFG_6_CLR (cksys_base + 0x088)
#define CLK_CFG_9 (cksys_base + 0x0B0)
#define CLK_MISC_CFG_0 (cksys_base + 0x110)
#define CLK_DBG_CFG (cksys_base + 0x10C)
#define CLK_SCP_CFG_0 (cksys_base + 0x200)
#define CLK_SCP_CFG_1 (cksys_base + 0x210)
#define CLK26CALI_0 (cksys_base + 0x220)
#define CLK26CALI_1 (cksys_base + 0x224)
#define INFRA_PDN_SET0 (infracfg_base + 0x0080)
#define INFRA_PDN_CLR0 (infracfg_base + 0x0084)
#define INFRA_PDN_STA0 (infracfg_base + 0x0090)
#define INFRA_PDN_SET1 (infracfg_base + 0x0088)
#define INFRA_PDN_CLR1 (infracfg_base + 0x008C)
#define INFRA_PDN_STA1 (infracfg_base + 0x0094)
#define INFRA_PDN_SET2 (infracfg_base + 0x00A4)
#define INFRA_PDN_CLR2 (infracfg_base + 0x00A8)
#define INFRA_PDN_STA2 (infracfg_base + 0x00AC)
#define INFRA_PDN_SET3 (infracfg_base + 0x00C0)
#define INFRA_PDN_CLR3 (infracfg_base + 0x00C4)
#define INFRA_PDN_STA3 (infracfg_base + 0x00C8)
#define INFRA_TOPAXI_SI0_CTL (infracfg_base + 0x0200)
#define AP_PLL_CON2 (apmixed_base + 0x0008)
#define AP_PLL_CON3 (apmixed_base + 0x000C)
#define AP_PLL_CON4 (apmixed_base + 0x0010)
#define AP_PLL_CON6 (apmixed_base + 0x0018)
#define AP_PLL_CON8 (apmixed_base + 0x0020)
#define ARMPLL_LL_CON0 (apmixed_base + 0x0200)
#define ARMPLL_LL_CON1 (apmixed_base + 0x0204)
#define ARMPLL_LL_PWR_CON0 (apmixed_base + 0x020C)
#define ARMPLL_BL_CON0 (apmixed_base + 0x0210)
#define ARMPLL_BL_CON1 (apmixed_base + 0x0214)
#define ARMPLL_BL_PWR_CON0 (apmixed_base + 0x021C)
#define ARMPLL_BB_CON0 (apmixed_base + 0x0220)
#define ARMPLL_BB_CON1 (apmixed_base + 0x0224)
#define ARMPLL_BB_PWR_CON0 (apmixed_base + 0x022C)
#define MAINPLL_CON0 (apmixed_base + 0x0230)
#define MAINPLL_PWR_CON0 (apmixed_base + 0x023C)
#define UNIVPLL_CON0 (apmixed_base + 0x0240)
#define UNIVPLL_CON1 (apmixed_base + 0x0244)
#define UNIVPLL_PWR_CON0 (apmixed_base + 0x024C)
#define MFGPLL_CON0 (apmixed_base + 0x0250)
#define MFGPLL_PWR_CON0 (apmixed_base + 0x025C)
#define MSDCPLL_CON0 (apmixed_base + 0x0260)
#define MSDCPLL_PWR_CON0 (apmixed_base + 0x026C)
#define TVDPLL_CON0 (apmixed_base + 0x0270)
#define TVDPLL_PWR_CON0 (apmixed_base + 0x027C)
#define MMPLL_CON0 (apmixed_base + 0x0280)
#define MMPLL_CON1 (apmixed_base + 0x0284)
#define MMPLL_PWR_CON0 (apmixed_base + 0x028C)
#define CCIPLL_CON0 (apmixed_base + 0x02A0)
#define CCIPLL_PWR_CON0 (apmixed_base + 0x02AC)
#define ADSPPLL_CON0 (apmixed_base + 0x02B0)
#define ADSPPLL_PWR_CON0 (apmixed_base + 0x02BC)
#define APLL1_CON0 (apmixed_base + 0x02C0)
#define APLL1_CON1 (apmixed_base + 0x02C4)
#define APLL1_CON2 (apmixed_base + 0x02C8)
#define APLL1_PWR_CON0 (apmixed_base + 0x02D0)
#define APLL2_CON0 (apmixed_base + 0x02D4)
#define APLL2_CON1 (apmixed_base + 0x02D8)
#define APLL2_CON2 (apmixed_base + 0x02DC)
#define APLL2_PWR_CON0 (apmixed_base + 0x02E4)
#define INFRA_CG0 0x03afb900/*[25:23][21][19:15][13:11][8]*/
#define INFRA_CG1 0x0a040806/*[27][25][18][11][2][1]*/
#define INFRA_CG2 0x00000881/*[11][7:6adb_reboot][4atf][0]*/
#define INFRA_CG3 0x080001c7/*[27][2:0], [8:6]*/
#define CAMSYS_CG 0x7fcf
#define IMG_CG 0xc7
#define IPE_CG 0x7f
#define MFG_CG 0x1
#define MM_CG0 0x00000020/*[5]*/
#define MM_CG1 0x00003f7c/*[13:8][6:2]*/
#define VENC_CG 0x10000111 /* inverse */
#define VDEC_CG 0x1 /* inverse */
#define VDEC_LARB1_CG 0x1 /* inverse */
#define APU_CONN_CG 0xff
#define APU_CORE0_CG 0x7
#define APU_CORE1_CG 0x7
#define APU_VCORE_CG 0xf
#define APU_MDLA_CG 0x3FFF
#define CK_CFG_UPDATE 0x04
#define CK_CFG_UPDATE1 0x08
#define CK_CFG_0 0x20
#define CK_CFG_0_SET 0x24
#define CK_CFG_0_CLR 0x28
#define CK_CFG_1 0x30
#define CK_CFG_1_SET 0x34
#define CK_CFG_1_CLR 0x38
#define CK_CFG_2 0x40
#define CK_CFG_2_SET 0x44
#define CK_CFG_2_CLR 0x48
#define CK_CFG_3 0x50
#define CK_CFG_3_SET 0x54
#define CK_CFG_3_CLR 0x58
#define CK_CFG_4 0x60
#define CK_CFG_4_SET 0x64
#define CK_CFG_4_CLR 0x68
#define CK_CFG_5 0x70
#define CK_CFG_5_SET 0x74
#define CK_CFG_5_CLR 0x78
#define CK_CFG_6 0x80
#define CK_CFG_6_SET 0x84
#define CK_CFG_6_CLR 0x88
#define CK_CFG_7 0x90
#define CK_CFG_7_SET 0x94
#define CK_CFG_7_CLR 0x98
#define CK_CFG_8 0xA0
#define CK_CFG_8_SET 0xA4
#define CK_CFG_8_CLR 0xA8
#define CK_CFG_9 0xB0
#define CK_CFG_9_SET 0xB4
#define CK_CFG_9_CLR 0xB8
#define CK_CFG_10 0xC0
#define CK_CFG_10_SET 0xC4
#define CK_CFG_10_CLR 0xC8
#define CK_CFG_11 0xD0
#define CK_CFG_11_SET 0xD4
#define CK_CFG_11_CLR 0xD8
#define CK_CFG_12 0xE0
#define CK_CFG_12_SET 0xE4
#define CK_CFG_12_CLR 0xE8
#define CK_CFG_13 0xF0
#define CK_CFG_13_SET 0xF4
#define CK_CFG_13_CLR 0xF8
static const struct mtk_fixed_clk top_fixed_clks[] = {
FIXED_CLK(CLK_TOP_CLK26M, "f_f26m_ck", "clk26m", 26000000),
};
static const struct mtk_fixed_factor top_divs[] = {
FACTOR(CLK_TOP_CLK13M, "clk13m", "clk26m", 1,
2),
FACTOR(CLK_TOP_F26M_CK_D2, "csw_f26m_ck_d2", "clk26m", 1,
2),
FACTOR(CLK_TOP_MAINPLL_CK, "mainpll_ck", "mainpll", 1,
1),
FACTOR(CLK_TOP_MAINPLL_D2, "mainpll_d2", "mainpll_ck", 1,
2),
FACTOR(CLK_TOP_MAINPLL_D2_D2, "mainpll_d2_d2", "mainpll_d2", 1,
2),
FACTOR(CLK_TOP_MAINPLL_D2_D4, "mainpll_d2_d4", "mainpll_d2", 1,
4),
FACTOR(CLK_TOP_MAINPLL_D2_D8, "mainpll_d2_d8", "mainpll_d2", 1,
8),
FACTOR(CLK_TOP_MAINPLL_D2_D16, "mainpll_d2_d16", "mainpll_d2", 1,
16),
FACTOR(CLK_TOP_MAINPLL_D3, "mainpll_d3", "mainpll", 1,
3),
FACTOR(CLK_TOP_MAINPLL_D3_D2, "mainpll_d3_d2", "mainpll_d3", 1,
2),
FACTOR(CLK_TOP_MAINPLL_D3_D4, "mainpll_d3_d4", "mainpll_d3", 1,
4),
FACTOR(CLK_TOP_MAINPLL_D3_D8, "mainpll_d3_d8", "mainpll_d3", 1,
8),
FACTOR(CLK_TOP_MAINPLL_D5, "mainpll_d5", "mainpll", 1,
5),
FACTOR(CLK_TOP_MAINPLL_D5_D2, "mainpll_d5_d2", "mainpll_d5", 1,
2),
FACTOR(CLK_TOP_MAINPLL_D5_D4, "mainpll_d5_d4", "mainpll_d5", 1,
4),
FACTOR(CLK_TOP_MAINPLL_D7, "mainpll_d7", "mainpll", 1,
7),
FACTOR(CLK_TOP_MAINPLL_D7_D2, "mainpll_d7_d2", "mainpll_d7", 1,
2),
FACTOR(CLK_TOP_MAINPLL_D7_D4, "mainpll_d7_d4", "mainpll_d7", 1,
4),
FACTOR(CLK_TOP_UNIVPLL_CK, "univpll", "univ2pll", 1,
2),
FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1,
2),
FACTOR(CLK_TOP_UNIVPLL_D2_D2, "univpll_d2_d2", "univpll_d2", 1,
2),
FACTOR(CLK_TOP_UNIVPLL_D2_D4, "univpll_d2_d4", "univpll_d2", 1,
4),
FACTOR(CLK_TOP_UNIVPLL_D2_D8, "univpll_d2_d8", "univpll_d2", 1,
8),
FACTOR(CLK_TOP_UNIVPLL_D3, "univpll_d3", "univpll", 1,
3),
FACTOR(CLK_TOP_UNIVPLL_D3_D2, "univpll_d3_d2", "univpll_d3", 1,
2),
FACTOR(CLK_TOP_UNIVPLL_D3_D4, "univpll_d3_d4", "univpll_d3", 1,
4),
FACTOR(CLK_TOP_UNIVPLL_D3_D8, "univpll_d3_d8", "univpll_d3", 1,
8),
FACTOR(CLK_TOP_UNIVPLL_D3_D16, "univpll_d3_d16", "univpll_d3", 1,
16),
FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1,
5),
FACTOR(CLK_TOP_UNIVPLL_D5_D2, "univpll_d5_d2", "univpll_d5", 1,
2),
FACTOR(CLK_TOP_UNIVPLL_D5_D4, "univpll_d5_d4", "univpll_d5", 1,
4),
FACTOR(CLK_TOP_UNIVPLL_D5_D8, "univpll_d5_d8", "univpll_d5", 1,
8),
FACTOR(CLK_TOP_UNIVPLL_D7, "univpll_d7", "univpll", 1,
7),
FACTOR(CLK_TOP_UNIVP_192M_CK, "univpll_192m_ck", "univ2pll", 1,
13),
FACTOR(CLK_TOP_UNIVP_192M_D2, "univpll_192m_d2", "univpll_192m_ck", 1,
2),
FACTOR(CLK_TOP_UNIVP_192M_D4, "univpll_192m_d4", "univpll_192m_ck", 1,
4),
FACTOR(CLK_TOP_UNIVP_192M_D8, "univpll_192m_d8", "univpll_192m_ck", 1,
8),
FACTOR(CLK_TOP_UNIVP_192M_D16, "univpll_192m_d16", "univpll_192m_ck", 1,
16),
FACTOR(CLK_TOP_UNIVP_192M_D32, "univpll_192m_d32", "univpll_192m_ck", 1,
32),
FACTOR(CLK_TOP_APLL1_CK, "apll1_ck", "apll1", 1,
1),
FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1", 1,
2),
FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1,
4),
FACTOR(CLK_TOP_APLL1_D8, "apll1_d8", "apll1", 1,
8),
FACTOR(CLK_TOP_APLL2_CK, "apll2_ck", "apll2", 1,
1),
FACTOR(CLK_TOP_APLL2_D2, "apll2_d2", "apll2", 1,
2),
FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1,
4),
FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2", 1,
8),
FACTOR(CLK_TOP_TVDPLL_CK, "tvdpll_ck", "tvdpll", 1,
1),
FACTOR(CLK_TOP_TVDPLL_D2, "tvdpll_d2", "tvdpll_ck", 1,
2),
FACTOR(CLK_TOP_TVDPLL_D4, "tvdpll_d4", "tvdpll", 1,
4),
FACTOR(CLK_TOP_TVDPLL_D8, "tvdpll_d8", "tvdpll", 1,
8),
FACTOR(CLK_TOP_TVDPLL_D16, "tvdpll_d16", "tvdpll", 1,
16),
FACTOR(CLK_TOP_MMPLL_CK, "mmpll_ck", "mmpll", 1,
1),
FACTOR(CLK_TOP_MMPLL_D4, "mmpll_d4", "mmpll", 1,
4),
FACTOR(CLK_TOP_MMPLL_D4_D2, "mmpll_d4_d2", "mmpll_d4", 1,
2),
FACTOR(CLK_TOP_MMPLL_D4_D4, "mmpll_d4_d4", "mmpll_d4", 1,
4),
FACTOR(CLK_TOP_MMPLL_D5, "mmpll_d5", "mmpll", 1,
5),
FACTOR(CLK_TOP_MMPLL_D5_D2, "mmpll_d5_d2", "mmpll_d5", 1,
2),
FACTOR(CLK_TOP_MMPLL_D5_D4, "mmpll_d5_d4", "mmpll_d5", 1,
4),
FACTOR(CLK_TOP_MMPLL_D6, "mmpll_d6", "mmpll", 1,
6),
FACTOR(CLK_TOP_MMPLL_D7, "mmpll_d7", "mmpll", 1,
7),
FACTOR(CLK_TOP_MFGPLL_CK, "mfgpll_ck", "mfgpll", 1,
1),
FACTOR(CLK_TOP_ADSPPLL_CK, "adsppll_ck", "adsppll", 1,
1),
FACTOR(CLK_TOP_ADSPPLL_D4, "adsppll_d4", "adsppll", 1,
4),
FACTOR(CLK_TOP_ADSPPLL_D5, "adsppll_d5", "adsppll", 1,
5),
FACTOR(CLK_TOP_ADSPPLL_D6, "adsppll_d6", "adsppll", 1,
6),
FACTOR(CLK_TOP_MSDCPLL_CK, "msdcpll_ck", "msdcpll", 1,
1),
FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1,
2),
FACTOR(CLK_TOP_MSDCPLL_D4, "msdcpll_d4", "msdcpll", 1,
4),
FACTOR(CLK_TOP_MSDCPLL_D8, "msdcpll_d8", "msdcpll", 1,
8),
FACTOR(CLK_TOP_MSDCPLL_D16, "msdcpll_d16", "msdcpll", 1,
16),
FACTOR(CLK_TOP_AD_OSC_CK, "ad_osc_ck", "osc", 1,
1),
FACTOR(CLK_TOP_OSC_D2, "osc_d2", "osc", 1,
2),
FACTOR(CLK_TOP_OSC_D4, "osc_d4", "osc", 1,
4),
FACTOR(CLK_TOP_OSC_D8, "osc_d8", "osc", 1,
8),
FACTOR(CLK_TOP_OSC_D10, "osc_d10", "osc", 1,
10),
FACTOR(CLK_TOP_OSC_D16, "osc_d16", "osc", 1,
16),
FACTOR(CLK_TOP_AD_OSC2_CK, "ad_osc2_ck", "osc2", 1,
1),
FACTOR(CLK_TOP_OSC2_D2, "osc2_d2", "osc2", 1,
2),
FACTOR(CLK_TOP_OSC2_D3, "osc2_d3", "osc2", 1,
3),
FACTOR(CLK_TOP_TVDPLL_MAINPLL_D2_CK, "tvdpll_mainpll_d2_ck",
"tvdpll", 1, 1),
FACTOR(CLK_TOP_FMEM_466M_CK, "fmem_466m_ck", "fmem", 1,
1),
};
static const char * const axi_parents[] = {
"clk26m",
"mainpll_d2_d4",
"mainpll_d7",
"osc_d4"
};
static const char * const mm_parents[] = {
"clk26m",
"tvdpll_mainpll_d2_ck",
"mmpll_d7",
"mmpll_d5_d2",
"mainpll_d2_d2",
"mainpll_d3_d2"
};
static const char * const scp_parents[] = {
"clk26m",
"univpll_d2_d8",
"mainpll_d2_d4",
"mainpll_d3",
"univpll_d3",
"ad_osc2_ck",
"osc2_d2",
"osc2_d3"
};
static const char * const img_parents[] = {
"clk26m",
"mainpll_d2",
"mainpll_d2",
"univpll_d3",
"mainpll_d3",
"mmpll_d5_d2",
"tvdpll_mainpll_d2_ck",
"mainpll_d5"
};
static const char * const ipe_parents[] = {
"clk26m",
"mainpll_d2",
"mmpll_d7",
"univpll_d3",
"mainpll_d3",
"mmpll_d5_d2",
"mainpll_d2_d2",
"mainpll_d5"
};
static const char * const dpe_parents[] = {
"clk26m",
"mainpll_d2",
"mmpll_d7",
"univpll_d3",
"mainpll_d3",
"mmpll_d5_d2",
"mainpll_d2_d2",
"mainpll_d5"
};
static const char * const cam_parents[] = {
"clk26m",
"mainpll_d2",
"mmpll_d6",
"mainpll_d3",
"mmpll_d7",
"univpll_d3",
"mmpll_d5_d2",
"adsppll_d5",
"tvdpll_mainpll_d2_ck",
"univpll_d3_d2"
};
static const char * const ccu_parents[] = {
"clk26m",
"mainpll_d2",
"mmpll_d6",
"mainpll_d3",
"mmpll_d7",
"univpll_d3",
"mmpll_d5_d2",
"mainpll_d2_d2",
"adsppll_d5",
"univpll_d3_d2"
};
static const char * const dsp_parents[] = {
"clk26m",
"univpll_d3_d8",
"univpll_d3_d4",
"mainpll_d2_d4",
"univpll_d3_d2",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3",
"univpll_d3",
"mmpll_d7",
"mmpll_d6",
"adsppll_d5",
"tvdpll_ck",
"tvdpll_mainpll_d2_ck",
"univpll_d2",
"adsppll_d4"
};
static const char * const dsp1_parents[] = {
"clk26m",
"univpll_d3_d8",
"univpll_d3_d4",
"mainpll_d2_d4",
"univpll_d3_d2",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3",
"univpll_d3",
"mmpll_d7",
"mmpll_d6",
"adsppll_d5",
"tvdpll_ck",
"tvdpll_mainpll_d2_ck",
"univpll_d2",
"adsppll_d4"
};
static const char * const dsp2_parents[] = {
"clk26m",
"univpll_d3_d8",
"univpll_d3_d4",
"mainpll_d2_d4",
"univpll_d3_d2",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3",
"univpll_d3",
"mmpll_d7",
"mmpll_d6",
"adsppll_d5",
"tvdpll_ck",
"tvdpll_mainpll_d2_ck",
"univpll_d2",
"adsppll_d4"
};
static const char * const dsp3_parents[] = {
"clk26m",
"univpll_d3_d8",
"mainpll_d2_d4",
"univpll_d3_d2",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3",
"univpll_d3",
"mmpll_d7",
"mmpll_d6",
"mainpll_d2",
"tvdpll_ck",
"tvdpll_mainpll_d2_ck",
"univpll_d2",
"adsppll_d4",
"mmpll_d4"
};
static const char * const ipu_if_parents[] = {
"clk26m",
"univpll_d3_d8",
"univpll_d3_d4",
"mainpll_d2_d4",
"univpll_d3_d2",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3",
"univpll_d3",
"mmpll_d7",
"mmpll_d6",
"adsppll_d5",
"tvdpll_ck",
"tvdpll_mainpll_d2_ck",
"univpll_d2",
"adsppll_d4"
};
static const char * const mfg_parents[] = {
"clk26m",
"mfgpll_ck",
"univpll_d3",
"mainpll_d5"
};
static const char * const f52m_mfg_parents[] = {
"clk26m",
"univpll_d3_d2",
"univpll_d3_d4",
"univpll_d3_d8"
};
static const char * const camtg_parents[] = {
"clk26m",
"univpll_192m_d8",
"univpll_d3_d8",
"univpll_192m_d4",
"univpll_d3_d16",
"csw_f26m_ck_d2",
"univpll_192m_d16",
"univpll_192m_d32"
};
static const char * const camtg2_parents[] = {
"clk26m",
"univpll_192m_d8",
"univpll_d3_d8",
"univpll_192m_d4",
"univpll_d3_d16",
"csw_f26m_ck_d2",
"univpll_192m_d16",
"univpll_192m_d32"
};
static const char * const camtg3_parents[] = {
"clk26m",
"univpll_192m_d8",
"univpll_d3_d8",
"univpll_192m_d4",
"univpll_d3_d16",
"csw_f26m_ck_d2",
"univpll_192m_d16",
"univpll_192m_d32"
};
static const char * const camtg4_parents[] = {
"clk26m",
"univpll_192m_d8",
"univpll_d3_d8",
"univpll_192m_d4",
"univpll_d3_d16",
"csw_f26m_ck_d2",
"univpll_192m_d16",
"univpll_192m_d32"
};
static const char * const uart_parents[] = {
"clk26m",
"univpll_d3_d8"
};
static const char * const spi_parents[] = {
"clk26m",
"mainpll_d5_d2",
"mainpll_d3_d4",
"msdcpll_d4"
};
static const char * const msdc50_hclk_parents[] = {
"clk26m",
"mainpll_d2_d2",
"mainpll_d3_d2"
};
static const char * const msdc50_0_parents[] = {
"clk26m",
"msdcpll_ck",
"msdcpll_d2",
"univpll_d2_d4",
"mainpll_d3_d2",
"univpll_d2_d2"
};
static const char * const msdc30_1_parents[] = {
"clk26m",
"univpll_d3_d2",
"mainpll_d3_d2",
"mainpll_d7",
"msdcpll_d2"
};
static const char * const audio_parents[] = {
"clk26m",
"mainpll_d5_d4",
"mainpll_d7_d4",
"mainpll_d2_d16"
};
static const char * const aud_intbus_parents[] = {
"clk26m",
"mainpll_d2_d4",
"mainpll_d7_d2"
};
static const char * const fpwrap_ulposc_parents[] = {
"osc_d10",
"clk26m",
"osc_d4",
"osc_d8",
"osc_d16"
};
static const char * const atb_parents[] = {
"clk26m",
"mainpll_d2_d2",
"mainpll_d5"
};
static const char * const sspm_parents[] = {
"clk26m",
"univpll_d2_d4",
"mainpll_d2_d2",
"univpll_d2_d2",
"mainpll_d3"
};
static const char * const dpi0_parents[] = {
"clk26m",
"tvdpll_d2",
"tvdpll_d4",
"tvdpll_d8",
"tvdpll_d16"
};
static const char * const scam_parents[] = {
"clk26m",
"mainpll_d5_d2"
};
static const char * const disppwm_parents[] = {
"clk26m",
"univpll_d3_d4",
"osc_d2",
"osc_d4",
"osc_d16"
};
static const char * const usb_top_parents[] = {
"clk26m",
"univpll_d5_d4",
"univpll_d3_d4",
"univpll_d5_d2"
};
static const char * const ssusb_top_xhci_parents[] = {
"clk26m",
"univpll_d5_d4",
"univpll_d3_d4",
"univpll_d5_d2"
};
static const char * const spm_parents[] = {
"clk26m",
"osc_d8",
"mainpll_d2_d8"
};
static const char * const i2c_parents[] = {
"clk26m",
"mainpll_d2_d8",
"univpll_d5_d2"
};
static const char * const seninf_parents[] = {
"clk26m",
"univpll_d7",
"univpll_d3_d2",
"univpll_d2_d2",
"mainpll_d3",
"mmpll_d4_d2",
"mmpll_d7",
"mmpll_d6"
};
static const char * const seninf1_parents[] = {
"clk26m",
"univpll_d7",
"univpll_d3_d2",
"univpll_d2_d2",
"mainpll_d3",
"mmpll_d4_d2",
"mmpll_d7",
"mmpll_d6"
};
static const char * const seninf2_parents[] = {
"clk26m",
"univpll_d7",
"univpll_d3_d2",
"univpll_d2_d2",
"mainpll_d3",
"mmpll_d4_d2",
"mmpll_d7",
"mmpll_d6"
};
static const char * const dxcc_parents[] = {
"clk26m",
"mainpll_d2_d2",
"mainpll_d2_d4",
"mainpll_d2_d8"
};
static const char * const aud_engen1_parents[] = {
"clk26m",
"apll1_d2",
"apll1_d4",
"apll1_d8"
};
static const char * const aud_engen2_parents[] = {
"clk26m",
"apll2_d2",
"apll2_d4",
"apll2_d8"
};
static const char * const faes_ufsfde_parents[] = {
"clk26m",
"mainpll_d2",
"mainpll_d2_d2",
"mainpll_d3",
"mainpll_d2_d4",
"univpll_d3"
};
static const char * const fufs_parents[] = {
"clk26m",
"mainpll_d2_d4",
"mainpll_d2_d8",
"mainpll_d2_d16"
};
static const char * const aud_1_parents[] = {
"clk26m",
"apll1_ck"
};
static const char * const aud_2_parents[] = {
"clk26m",
"apll2_ck"
};
static const char * const adsp_parents[] = {
"clk26m",
"mainpll_d3",
"univpll_d2_d4",
"univpll_d2",
"mmpll_d4",
"adsppll_d4",
"adsppll_d6"
};
static const char * const dpmaif_parents[] = {
"clk26m",
"univpll_d2_d4",
"mainpll_d3",
"mainpll_d2_d2",
"univpll_d2_d2",
"univpll_d3"
};
static const char * const venc_parents[] = {
"clk26m",
"mmpll_d7",
"mainpll_d3",
"univpll_d2_d2",
"mainpll_d2_d2",
"univpll_d3",
"mmpll_d6",
"mainpll_d5",
"mainpll_d3_d2",
"mmpll_d4_d2",
"univpll_d2_d4",
"mmpll_d5",
"univpll_192m_d2"
};
static const char * const vdec_parents[] = {
"clk26m",
"univpll_d2_d4",
"mainpll_d3",
"univpll_d2_d2",
"mainpll_d2_d2",
"univpll_d3",
"univpll_d5",
"univpll_d5_d2",
"mainpll_d2",
"univpll_d2",
"univpll_192m_d2"
};
static const char * const camtm_parents[] = {
"clk26m",
"univpll_d7",
"univpll_d3_d2",
"univpll_d2_d2"
};
static const char * const pwm_parents[] = {
"clk26m",
"univpll_d2_d8"
};
static const char * const audio_h_parents[] = {
"clk26m",
"univpll_d7",
"apll1_ck",
"apll2_ck"
};
static const char * const camtg5_parents[] = {
"clk26m",
"univpll_192m_d8",
"univpll_d3_d8",
"univpll_192m_d4",
"univpll_d3_d16",
"csw_f26m_ck_d2",
"univpll_192m_d16",
"univpll_192m_d32"
};
#define INVALID_UPDATE_REG 0xFFFFFFFF
#define INVALID_UPDATE_SHIFT -1
#define INVALID_MUX_GATE -1
static const struct mtk_mux top_muxes[] = {
/* CLK_CFG_0 */
MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_AXI, "axi_sel", axi_parents,
0x20, 0x24, 0x28,
0, 2, 7,
0x004, 0, CLK_IS_CRITICAL),
MUX_GATE_CLR_SET_UPD(CLK_TOP_MM, "mm_sel", mm_parents,
0x20, 0x24, 0x28,
8, 3, 15,
0x004, 1),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP, "scp_sel", scp_parents,
0x20, 0x24, 0x28,
16, 3, 23,
0x004, 2),
/* CLK_CFG_1 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_IMG, "img_sel", img_parents,
0x30, 0x34, 0x38,
0, 3, 7,
0x004, 4),
MUX_GATE_CLR_SET_UPD(CLK_TOP_IPE, "ipe_sel", ipe_parents,
0x30, 0x34, 0x38,
8, 3, 15,
0x004, 5),
MUX_GATE_CLR_SET_UPD(CLK_TOP_DPE, "dpe_sel", dpe_parents,
0x30, 0x34, 0x38,
16, 3, 23,
0x004, 6),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAM, "cam_sel", cam_parents,
0x30, 0x34, 0x38,
24, 4, 31,
0x004, 7),
/* CLK_CFG_2 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_CCU, "ccu_sel", ccu_parents,
0x40, 0x44, 0x48,
0, 4, 7,
0x004, 8),
MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP, "dsp_sel", dsp_parents,
0x40, 0x44, 0x48,
8, 4, 15,
0x004, 9),
MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, "dsp1_sel", dsp1_parents,
0x40, 0x44, 0x48,
16, 4, 23,
0x004, 10),
MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP2, "dsp2_sel", dsp2_parents,
0x40, 0x44, 0x48,
24, 4, 31,
0x004, 11),
/* CLK_CFG_3 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP3, "dsp3_sel", dsp3_parents,
0x50, 0x54, 0x58,
0, 4, 7,
0x004, 12),
MUX_GATE_CLR_SET_UPD(CLK_TOP_IPU_IF, "ipu_if_sel", ipu_if_parents,
0x50, 0x54, 0x58,
8, 4, 15,
0x004, 13),
MUX_GATE_CLR_SET_UPD(CLK_TOP_MFG, "mfg_sel", mfg_parents,
0x50, 0x54, 0x58,
16, 2, 23,
0x004, 14),
MUX_GATE_CLR_SET_UPD(CLK_TOP_F52M_MFG, "f52m_mfg_sel",
f52m_mfg_parents,
0x50, 0x54, 0x58,
24, 2, 31,
0x004, 15),
/* CLK_CFG_4 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG, "camtg_sel", camtg_parents,
0x60, 0x64, 0x68,
0, 3, 7,
0x004, 16),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "camtg2_sel", camtg2_parents,
0x60, 0x64, 0x68,
8, 3, 15,
0x004, 17),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG3, "camtg3_sel", camtg3_parents,
0x60, 0x64, 0x68,
16, 3, 23,
0x004, 18),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG4, "camtg4_sel", camtg4_parents,
0x60, 0x64, 0x68,
24, 3, 31,
0x004, 19),
/* CLK_CFG_5 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_UART, "uart_sel", uart_parents,
0x70, 0x74, 0x78,
0, 1, 7,
0x004, 20),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "spi_sel", spi_parents,
0x70, 0x74, 0x78,
8, 2, 15,
0x004, 21),
MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0_HCLK, "msdc50_hclk_sel",
msdc50_hclk_parents,
0x70, 0x74, 0x78,
16, 2, 23,
0x004, 22),
MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0, "msdc50_0_sel",
msdc50_0_parents,
0x70, 0x74, 0x78,
24, 3, 31,
0x004, 23),
/* CLK_CFG_6 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC30_1, "msdc30_1_sel",
msdc30_1_parents,
0x80, 0x84, 0x88,
0, 3, 7,
0x004, 24),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD, "audio_sel", audio_parents,
0x80, 0x84, 0x88,
8, 2, 15,
0x004, 25),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS, "aud_intbus_sel",
aud_intbus_parents,
0x80, 0x84, 0x88,
16, 2, 23,
0x004, 26),
MUX_GATE_CLR_SET_UPD(CLK_TOP_FPWRAP_ULPOSC, "fpwrap_ulposc_sel",
fpwrap_ulposc_parents,
0x80, 0x84, 0x88,
24, 3, 31,
0x004, 27),
/* CLK_CFG_7 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB, "atb_sel", atb_parents,
0x90, 0x94, 0x98,
0, 2, 7,
0x004, 28),
MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SSPM, "sspm_sel", sspm_parents,
0x90, 0x94, 0x98,
8, 3, 15,
0x004, 29, CLK_IS_CRITICAL),
MUX_GATE_CLR_SET_UPD(CLK_TOP_DPI0, "dpi0_sel", dpi0_parents,
0x90, 0x94, 0x98,
16, 3, 23,
0x004, 30),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SCAM, "scam_sel", scam_parents,
0x90, 0x94, 0x98,
24, 1, 31,
0x004, 0),
/* CLK_CFG_8 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_DISP_PWM, "disppwm_sel",
disppwm_parents,
0xa0, 0xa4, 0xa8,
0, 3, 7,
0x008, 1),
MUX_GATE_CLR_SET_UPD(CLK_TOP_USB_TOP, "usb_top_sel",
usb_top_parents,
0xa0, 0xa4, 0xa8,
8, 2, 15,
0x008, 2),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SSUSB_TOP_XHCI, "ssusb_top_xhci_sel",
ssusb_top_xhci_parents,
0xa0, 0xa4, 0xa8,
16, 2, 23,
0x008, 3),
MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SPM, "spm_sel", spm_parents,
0xa0, 0xa4, 0xa8,
24, 2, 31,
0x008, 4, CLK_IS_CRITICAL),
/* CLK_CFG_9 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_I2C, "i2c_sel", i2c_parents,
0xb0, 0xb4, 0xb8,
0, 2, 7,
0x008, 5),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF, "seninf_sel", seninf_parents,
0xb0, 0xb4, 0xb8,
8, 2, 15,
0x008, 6),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF1, "seninf1_sel",
seninf1_parents,
0xb0, 0xb4, 0xb8,
16, 2, 23,
0x008, 7),
MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF2, "seninf2_sel",
seninf2_parents,
0xb0, 0xb4, 0xb8,
24, 2, 31,
0x008, 8),
/* CLK_CFG_10 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_DXCC, "dxcc_sel", dxcc_parents,
0xc0, 0xc4, 0xc8,
0, 2, 7,
0x008, 9),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENG1, "aud_eng1_sel",
aud_engen1_parents,
0xc0, 0xc4, 0xc8,
8, 2, 15,
0x008, 10),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENG2, "aud_eng2_sel",
aud_engen2_parents,
0xc0, 0xc4, 0xc8,
16, 2, 23,
0x008, 11),
MUX_GATE_CLR_SET_UPD(CLK_TOP_FAES_UFSFDE, "faes_ufsfde_sel",
faes_ufsfde_parents,
0xc0, 0xc4, 0xc8,
24, 3, 31,
0x008, 12),
/* CLK_CFG_11 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_FUFS, "fufs_sel", fufs_parents,
0xd0, 0xd4, 0xd8,
0, 2, 7,
0x008, 13),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_1, "aud_1_sel", aud_1_parents,
0xd0, 0xd4, 0xd8,
8, 1, 15,
0x008, 14),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2, "aud_2_sel", aud_2_parents,
0xd0, 0xd4, 0xd8,
16, 1, 23,
0x008, 15),
MUX_GATE_CLR_SET_UPD(CLK_TOP_ADSP, "adsp_sel", adsp_parents,
0xd0, 0xd4, 0xd8,
24, 3, 31,
0x008, 16),
/* CLK_CFG_12 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_DPMAIF, "dpmaif_sel", dpmaif_parents,
0xe0, 0xe4, 0xe8,
0, 3, 7,
0x008, 17),
MUX_GATE_CLR_SET_UPD(CLK_TOP_VENC, "venc_sel", venc_parents,
0xe0, 0xe4, 0xe8,
8, 4, 15,
0x008, 18),
MUX_GATE_CLR_SET_UPD(CLK_TOP_VDEC, "vdec_sel", vdec_parents,
0xe0, 0xe4, 0xe8,
16, 4, 23,
0x008, 19),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTM, "camtm_sel", camtm_parents,
0xe0, 0xe4, 0xe8,
24, 2, 31,
0x004, 20),
/* CLK_CFG_13 */
MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM, "pwm_sel", pwm_parents,
0xf0, 0xf4, 0xf8,
0, 1, 7,
0x008, 21),
MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_H, "audio_h_sel",
audio_h_parents,
0xf0, 0xf4, 0xf8,
8, 2, 15,
0x008, 22),
MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, "camtg5_sel", camtg5_parents,
0xf0, 0xf4, 0xf8,
24, 3, 31,
0x008, 24),
};
static const char * const i2s0_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const char * const i2s1_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const char * const i2s2_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const char * const i2s3_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const char * const i2s4_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const char * const i2s5_m_ck_parents[] = {
"aud_1_sel",
"aud_2_sel"
};
static const struct mtk_composite top_aud_muxes[] = {
MUX(CLK_TOP_I2S0_M_SEL, "i2s0_m_ck_sel", i2s0_m_ck_parents,
0x320, 8, 1),
MUX(CLK_TOP_I2S1_M_SEL, "i2s1_m_ck_sel", i2s1_m_ck_parents,
0x320, 9, 1),
MUX(CLK_TOP_I2S2_M_SEL, "i2s2_m_ck_sel", i2s2_m_ck_parents,
0x320, 10, 1),
MUX(CLK_TOP_I2S3_M_SEL, "i2s3_m_ck_sel", i2s3_m_ck_parents,
0x320, 11, 1),
MUX(CLK_TOP_I2S4_M_SEL, "i2s4_m_ck_sel", i2s4_m_ck_parents,
0x320, 12, 1),
MUX(CLK_TOP_I2S5_M_SEL, "i2s5_m_ck_sel", i2s5_m_ck_parents,
0x328, 20, 1),
};
static struct mtk_composite top_aud_divs[] = {
DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "i2s0_m_ck_sel",
0x320, 2, 0x324, 8, 0),
DIV_GATE(CLK_TOP_APLL12_DIV1, "apll12_div1", "i2s1_m_ck_sel",
0x320, 3, 0x324, 8, 8),
DIV_GATE(CLK_TOP_APLL12_DIV2, "apll12_div2", "i2s2_m_ck_sel",
0x320, 4, 0x324, 8, 16),
DIV_GATE(CLK_TOP_APLL12_DIV3, "apll12_div3", "i2s3_m_ck_sel",
0x320, 5, 0x324, 8, 24),
DIV_GATE(CLK_TOP_APLL12_DIV4, "apll12_div4", "i2s4_m_ck_sel",
0x320, 6, 0x328, 8, 0),
DIV_GATE(CLK_TOP_APLL12_DIVB, "apll12_divb", "apll12_div4",
0x320, 7, 0x328, 8, 8),
DIV_GATE(CLK_TOP_APLL12_DIV5, "apll12_div5", "i2s5_m_ck_sel",
0x328, 16, 0x328, 4, 28),
};
static int mtk_cg_bit_is_cleared(struct clk_hw *hw)
{
struct mtk_clk_gate *cg = to_mtk_clk_gate(hw);
u32 val = 0;
regmap_read(cg->regmap, cg->sta_ofs, &val);
val &= BIT(cg->bit);
return val == 0;
}
static int mtk_cg_bit_is_set(struct clk_hw *hw)
{
struct mtk_clk_gate *cg = to_mtk_clk_gate(hw);
u32 val = 0;
regmap_read(cg->regmap, cg->sta_ofs, &val);
val &= BIT(cg->bit);
return val != 0;
}
static void mtk_cg_set_bit(struct clk_hw *hw)
{
struct mtk_clk_gate *cg = to_mtk_clk_gate(hw);
regmap_update_bits(cg->regmap, cg->sta_ofs, BIT(cg->bit), BIT(cg->bit));
}
static void mtk_cg_clr_bit(struct clk_hw *hw)
{
struct mtk_clk_gate *cg = to_mtk_clk_gate(hw);
regmap_update_bits(cg->regmap, cg->sta_ofs, BIT(cg->bit), 0);
}
static int mtk_cg_enable(struct clk_hw *hw)
{
mtk_cg_clr_bit(hw);
return 0;
}
static void mtk_cg_disable(struct clk_hw *hw)
{
mtk_cg_set_bit(hw);
}
static int mtk_cg_enable_inv(struct clk_hw *hw)
{
mtk_cg_set_bit(hw);
return 0;
}
static void mtk_cg_disable_inv(struct clk_hw *hw)
{
mtk_cg_clr_bit(hw);
}
const struct clk_ops mtk_clk_gate_ops = {
.is_enabled = mtk_cg_bit_is_cleared,
.enable = mtk_cg_enable,
.disable = mtk_cg_disable,
};
const struct clk_ops mtk_clk_gate_ops_inv = {
.is_enabled = mtk_cg_bit_is_set,
.enable = mtk_cg_enable_inv,
.disable = mtk_cg_disable_inv,
};
static const struct mtk_gate_regs infra0_cg_regs = {
.set_ofs = 0x80,
.clr_ofs = 0x84,
.sta_ofs = 0x90,
};
static const struct mtk_gate_regs infra1_cg_regs = {
.set_ofs = 0x88,
.clr_ofs = 0x8c,
.sta_ofs = 0x94,
};
static const struct mtk_gate_regs infra2_cg_regs = {
.set_ofs = 0xa4,
.clr_ofs = 0xa8,
.sta_ofs = 0xac,
};
static const struct mtk_gate_regs infra3_cg_regs = {
.set_ofs = 0xc0,
.clr_ofs = 0xc4,
.sta_ofs = 0xc8,
};
#define GATE_INFRA0_FLAGS(_id, _name, _parent, _shift, _flags) \
GATE_MTK(_id, _name, _parent, &infra0_cg_regs, _shift, \
&mtk_clk_gate_ops_setclr)
#define GATE_INFRA0(_id, _name, _parent, _shift) \
GATE_INFRA0_FLAGS(_id, _name, _parent, _shift, 0)
#define GATE_INFRA1_FLAGS(_id, _name, _parent, _shift, _flags) \
GATE_MTK_FLAGS(_id, _name, _parent, &infra1_cg_regs, _shift, \
&mtk_clk_gate_ops_setclr, _flags)
#define GATE_INFRA1(_id, _name, _parent, _shift) \
GATE_INFRA1_FLAGS(_id, _name, _parent, _shift, 0)
#define GATE_INFRA2_FLAGS(_id, _name, _parent, _shift, _flags) \
GATE_MTK(_id, _name, _parent, &infra2_cg_regs, _shift, \
&mtk_clk_gate_ops_setclr)
#define GATE_INFRA2(_id, _name, _parent, _shift) \
GATE_INFRA2_FLAGS(_id, _name, _parent, _shift, 0)
#define GATE_INFRA3_FLAGS(_id, _name, _parent, _shift, _flags) \
GATE_MTK(_id, _name, _parent, &infra3_cg_regs, _shift, \
&mtk_clk_gate_ops_setclr)
#define GATE_INFRA3(_id, _name, _parent, _shift) \
GATE_INFRA3_FLAGS(_id, _name, _parent, _shift, 0)
static const struct mtk_gate infra_clks[] = {
/* INFRA0 */
GATE_INFRA0(CLK_INFRA_PMIC_TMR, "infra_pmic_tmr",
"axi_sel", 0),
GATE_INFRA0(CLK_INFRA_PMIC_AP, "infra_pmic_ap",
"axi_sel", 1),
GATE_INFRA0(CLK_INFRA_PMIC_MD, "infra_pmic_md",
"axi_sel", 2),
GATE_INFRA0(CLK_INFRA_PMIC_CONN, "infra_pmic_conn",
"axi_sel", 3),
GATE_INFRA0(CLK_INFRA_SEJ, "infra_sej",
"f_f26m_ck", 5),
GATE_INFRA0(CLK_INFRA_APXGPT, "infra_apxgpt",
"axi_sel", 6),
GATE_INFRA0(CLK_INFRA_ICUSB, "infra_icusb",
"axi_sel", 8),
GATE_INFRA0(CLK_INFRA_GCE, "infra_gce",
"axi_sel", 9),
GATE_INFRA0(CLK_INFRA_THERM, "infra_therm",
"axi_sel", 10),
GATE_INFRA0(CLK_INFRA_I2C0, "infra_i2c0",
"i2c_sel", 11),
GATE_INFRA0(CLK_INFRA_I2C1, "infra_i2c1",
"i2c_sel", 12),
GATE_INFRA0(CLK_INFRA_I2C2, "infra_i2c2",
"i2c_sel", 13),
GATE_INFRA0(CLK_INFRA_I2C3, "infra_i2c3",
"i2c_sel", 14),
GATE_INFRA0(CLK_INFRA_PWM_HCLK, "infra_pwm_hclk",
"pwm_sel", 15),
GATE_INFRA0(CLK_INFRA_PWM1, "infra_pwm1",
"pwm_sel", 16),
GATE_INFRA0(CLK_INFRA_PWM2, "infra_pwm2",
"pwm_sel", 17),
GATE_INFRA0(CLK_INFRA_PWM3, "infra_pwm3",
"pwm_sel", 18),
GATE_INFRA0(CLK_INFRA_PWM4, "infra_pwm4",
"pwm_sel", 19),
GATE_INFRA0(CLK_INFRA_PWM, "infra_pwm",
"pwm_sel", 21),
GATE_INFRA0(CLK_INFRA_UART0, "infra_uart0",
"uart_sel", 22),
GATE_INFRA0(CLK_INFRA_UART1, "infra_uart1",
"uart_sel", 23),
GATE_INFRA0(CLK_INFRA_UART2, "infra_uart2",
"uart_sel", 24),
GATE_INFRA0(CLK_INFRA_UART3, "infra_uart3",
"uart_sel", 25),
GATE_INFRA0(CLK_INFRA_GCE_26M, "infra_gce_26m",
"axi_sel", 27),
GATE_INFRA0(CLK_INFRA_CQ_DMA_FPC, "infra_cqdma_fpc",
"axi_sel", 28),
GATE_INFRA0(CLK_INFRA_BTIF, "infra_btif",
"axi_sel", 31),
/* INFRA1 */
GATE_INFRA1(CLK_INFRA_SPI0, "infra_spi0",
"spi_sel", 1),
GATE_INFRA1(CLK_INFRA_MSDC0, "infra_msdc0",
"msdc50_hclk_sel", 2),
GATE_INFRA1(CLK_INFRA_MSDC1, "infra_msdc1",
"axi_sel", 4),
GATE_INFRA1(CLK_INFRA_MSDC2, "infra_msdc2",
"axi_sel", 5),
GATE_INFRA1(CLK_INFRA_MSDC0_SCK, "infra_msdc0_sck",
"msdc50_0_sel", 6),
GATE_INFRA1_FLAGS(CLK_INFRA_DVFSRC, "infra_dvfsrc",
"f_f26m_ck", 7, CLK_IS_CRITICAL),
GATE_INFRA1(CLK_INFRA_GCPU, "infra_gcpu",
"axi_sel", 8),
GATE_INFRA1(CLK_INFRA_TRNG, "infra_trng",
"axi_sel", 9),
GATE_INFRA1(CLK_INFRA_AUXADC, "infra_auxadc",
"f_f26m_ck", 10),
GATE_INFRA1(CLK_INFRA_CPUM, "infra_cpum",
"axi_sel", 11),
GATE_INFRA1(CLK_INFRA_CCIF1_AP, "infra_ccif1_ap",
"axi_sel", 12),
GATE_INFRA1(CLK_INFRA_CCIF1_MD, "infra_ccif1_md",
"axi_sel", 13),
GATE_INFRA1(CLK_INFRA_AUXADC_MD, "infra_auxadc_md",
"f_f26m_ck", 14),
GATE_INFRA1(CLK_INFRA_MSDC1_SCK, "infra_msdc1_sck",
"msdc30_1_sel", 16),
GATE_INFRA1(CLK_INFRA_MSDC2_SCK, "infra_msdc2_sck",
"msdc30_2_sel", 17),
GATE_INFRA1(CLK_INFRA_AP_DMA, "infra_apdma",
"axi_sel", 18),
GATE_INFRA1(CLK_INFRA_XIU, "infra_xiu",
"axi_sel", 19),
GATE_INFRA1(CLK_INFRA_DEVICE_APC, "infra_device_apc",
"axi_sel", 20),
GATE_INFRA1(CLK_INFRA_CCIF_AP, "infra_ccif_ap",
"axi_sel", 23),
/*GATE_INFRA1(CLK_INFRA_DEBUGSYS, "infra_debugsys",*/
/*"axi_sel", 24),*/
GATE_INFRA1(CLK_INFRA_AUD, "infra_audio",
"axi_sel", 25),
GATE_INFRA1(CLK_INFRA_CCIF_MD, "infra_ccif_md",
"axi_sel", 26),
GATE_INFRA1(CLK_INFRA_DXCC_SEC_CORE, "infra_dxcc_sec_core",
"dxcc_sel", 27),
GATE_INFRA1(CLK_INFRA_DXCC_AO, "infra_dxcc_ao",
"dxcc_sel", 28),
GATE_INFRA1(CLK_INFRA_DEVMPU_BCLK, "infra_devmpu_bclk",
"axi_sel", 30),
GATE_INFRA1(CLK_INFRA_DRAMC_F26M, "infra_dramc_f26m",
"f_f26m_ck", 31),
/* INFRA2 */
GATE_INFRA2(CLK_INFRA_IRTX, "infra_irtx",
"f_f26m_ck", 0),
GATE_INFRA2(CLK_INFRA_USB, "infra_usb",
"usb_top_sel", 1),
GATE_INFRA2(CLK_INFRA_DISP_PWM, "infra_disppwm",
"axi_sel", 2),
GATE_INFRA2(CLK_INFRA_AUD_26M_BCLK_CK,
"infracfg_ao_audio_26m_bclk_ck", "f_f26m_ck", 4),
GATE_INFRA2(CLK_INFRA_SPI1, "infra_spi1",
"spi_sel", 6),
GATE_INFRA2(CLK_INFRA_I2C4, "infra_i2c4",
"i2c_sel", 7),
GATE_INFRA2(CLK_INFRA_MODEM_TEMP_SHARE, "infra_md_tmp_share",
"f_f26m_ck", 8),
GATE_INFRA2(CLK_INFRA_SPI2, "infra_spi2",
"spi_sel", 9),
GATE_INFRA2(CLK_INFRA_SPI3, "infra_spi3",
"spi_sel", 10),
GATE_INFRA2(CLK_INFRA_UNIPRO_SCK, "infra_unipro_sck",
"fufs_sel", 11),
GATE_INFRA2(CLK_INFRA_UNIPRO_TICK, "infra_unipro_tick",
"fufs_sel", 12),
GATE_INFRA2(CLK_INFRA_UFS_MP_SAP_BCLK, "infra_ufs_mp_sap_bck",
"fufs_sel", 13),
GATE_INFRA2(CLK_INFRA_MD32_BCLK, "infra_md32_bclk",
"axi_sel", 14),
/*GATE_INFRA2_FLAGS(CLK_INFRA_SSPM, "infra_sspm",*/
/*"sspm_sel", 15, CLK_IGNORE_UNUSED),*/
GATE_INFRA2(CLK_INFRA_UNIPRO_MBIST, "infra_unipro_mbist",
"axi_sel", 16),
GATE_INFRA2(CLK_INFRA_SSPM_BUS_HCLK, "infra_sspm_bus_hclk",
"axi_sel", 17),
GATE_INFRA2(CLK_INFRA_I2C5, "infra_i2c5",
"i2c_sel", 18),
GATE_INFRA2(CLK_INFRA_I2C5_ARBITER, "infra_i2c5_arbiter",
"i2c_sel", 19),
GATE_INFRA2(CLK_INFRA_I2C5_IMM, "infra_i2c5_imm",
"i2c_sel", 20),
GATE_INFRA2(CLK_INFRA_I2C1_ARBITER, "infra_i2c1_arbiter",
"i2c_sel", 21),
GATE_INFRA2(CLK_INFRA_I2C1_IMM, "infra_i2c1_imm",
"i2c_sel", 22),
GATE_INFRA2(CLK_INFRA_I2C2_ARBITER, "infra_i2c2_arbiter",
"i2c_sel", 23),
GATE_INFRA2(CLK_INFRA_I2C2_IMM, "infra_i2c2_imm",
"i2c_sel", 24),
GATE_INFRA2(CLK_INFRA_SPI4, "infra_spi4",
"spi_sel", 25),
GATE_INFRA2(CLK_INFRA_SPI5, "infra_spi5",
"spi_sel", 26),
GATE_INFRA2(CLK_INFRA_CQ_DMA, "infra_cqdma",
"axi_sel", 27),
GATE_INFRA2(CLK_INFRA_UFS, "infra_ufs",
"fufs_sel", 28),
GATE_INFRA2(CLK_INFRA_AES_UFSFDE, "infra_aes_ufsfde",
"faes_ufsfde_sel", 29),
GATE_INFRA2(CLK_INFRA_UFS_TICK, "infra_ufs_tick",
"fufs_sel", 30),
GATE_INFRA2(CLK_INFRA_SSUSB_XHCI, "infra_ssusb_xhci",
"ssusb_top_xhci_sel", 31),
/* INFRA3 */
GATE_INFRA3(CLK_INFRA_MSDC0_SELF, "infra_msdc0_self",
"msdc50_0_sel", 0),
GATE_INFRA3(CLK_INFRA_MSDC1_SELF, "infra_msdc1_self",
"msdc50_0_sel", 1),
GATE_INFRA3(CLK_INFRA_MSDC2_SELF, "infra_msdc2_self",
"msdc50_0_sel", 2),
GATE_INFRA3(CLK_INFRA_SSPM_26M_SELF, "infra_sspm_26m_self",
"f_f26m_ck", 3),
GATE_INFRA3(CLK_INFRA_SSPM_32K_SELF, "infra_sspm_32k_self",
"f_f26m_ck", 4),
GATE_INFRA3(CLK_INFRA_UFS_AXI, "infra_ufs_axi",
"axi_sel", 5),
GATE_INFRA3(CLK_INFRA_I2C6, "infra_i2c6",
"i2c_sel", 6),
GATE_INFRA3(CLK_INFRA_AP_MSDC0, "infra_ap_msdc0",
"msdc50_hclk_sel", 7),
GATE_INFRA3(CLK_INFRA_MD_MSDC0, "infra_md_msdc0",
"msdc50_hclk_sel", 8),
GATE_INFRA3(CLK_INFRA_CCIF2_AP, "infra_ccif2_ap",
"axi_sel", 16),
GATE_INFRA3(CLK_INFRA_CCIF2_MD, "infra_ccif2_md",
"axi_sel", 17),
GATE_INFRA3(CLK_INFRA_CCIF3_AP, "infra_ccif3_ap",
"axi_sel", 18),
GATE_INFRA3(CLK_INFRA_CCIF3_MD, "infra_ccif3_md",
"axi_sel", 19),
GATE_INFRA3(CLK_INFRA_SEJ_F13M, "infra_sej_f13m",
"f_f26m_ck", 20),
GATE_INFRA3(CLK_INFRA_AES_BCLK, "infra_aes_bclk",
"axi_sel", 21),
GATE_INFRA3(CLK_INFRA_I2C7, "infra_i2c7",
"i2c_sel", 22),
GATE_INFRA3(CLK_INFRA_I2C8, "infra_i2c8",
"i2c_sel", 23),
GATE_INFRA3(CLK_INFRA_FBIST2FPC, "infra_fbist2fpc",
"msdc50_0_sel", 24),
GATE_INFRA3(CLK_INFRA_DPMAIF_CK, "infra_dpmaif",
"dpmaif_sel", 26),
GATE_INFRA3(CLK_INFRA_FADSP, "infra_fadsp",
"adsp_sel", 27),
GATE_INFRA3(CLK_INFRA_CCIF4_AP, "infra_ccif4_ap",
"axi_sel", 28),
GATE_INFRA3(CLK_INFRA_CCIF4_MD, "infra_ccif4_md",
"axi_sel", 29),
GATE_INFRA3(CLK_INFRA_SPI6, "infra_spi6",
"spi_sel", 30),
GATE_INFRA3(CLK_INFRA_SPI7, "infra_spi7",
"spi_sel", 31),
};
static const struct mtk_gate_regs apmixed_cg_regs = {
.set_ofs = 0x20,
.clr_ofs = 0x20,
.sta_ofs = 0x20,
};
#define GATE_APMIXED_FLAGS(_id, _name, _parent, _shift, _flags) \
GATE_MTK_FLAGS(_id, _name, _parent, &apmixed_cg_regs, \
_shift, &mtk_clk_gate_ops_no_setclr_inv, _flags)
#define GATE_APMIXED(_id, _name, _parent, _shift) \
GATE_APMIXED_FLAGS(_id, _name, _parent, _shift, 0)
/*
* CRITICAL CLOCK:
* apmixed_appll26m is the toppest clock gate of all PLLs.
*/
static const struct mtk_gate apmixed_clks[] = {
GATE_APMIXED(CLK_APMIXED_SSUSB26M, "apmixed_ssusb26m",
"f_f26m_ck",
4),
GATE_APMIXED_FLAGS(CLK_APMIXED_APPLL26M, "apmixed_appll26m",
"f_f26m_ck",
5, CLK_IS_CRITICAL),
GATE_APMIXED(CLK_APMIXED_MIPIC0_26M, "apmixed_mipic026m",
"f_f26m_ck",
6),
GATE_APMIXED(CLK_APMIXED_MDPLLGP26M, "apmixed_mdpll26m",
"f_f26m_ck",
7),
GATE_APMIXED(CLK_APMIXED_MM_F26M, "apmixed_mmsys26m",
"f_f26m_ck",
8),
GATE_APMIXED(CLK_APMIXED_UFS26M, "apmixed_ufs26m",
"f_f26m_ck",
9),
GATE_APMIXED(CLK_APMIXED_MIPIC1_26M, "apmixed_mipic126m",
"f_f26m_ck",
11),
GATE_APMIXED(CLK_APMIXED_MEMPLL26M, "apmixed_mempll26m",
"f_f26m_ck",
13),
GATE_APMIXED(CLK_APMIXED_CLKSQ_LVPLL_26M, "apmixed_lvpll26m",
"f_f26m_ck",
14),
GATE_APMIXED(CLK_APMIXED_MIPID0_26M, "apmixed_mipid026m",
"f_f26m_ck",
16),
GATE_APMIXED(CLK_APMIXED_MIPID1_26M, "apmixed_mipid126m",
"f_f26m_ck",
17),
};
#define MT6779_PLL_FMAX (3800UL * MHZ)
#define MT6779_PLL_FMIN (1500UL * MHZ)
#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \
_pd_shift, _tuner_reg, _tuner_en_reg, \
_tuner_en_bit, _pcw_reg, _pcw_shift, \
_pcw_chg_reg, _div_table) { \
.id = _id, \
.name = _name, \
.reg = _reg, \
.pwr_reg = _pwr_reg, \
.en_mask = _en_mask, \
.flags = _flags, \
.rst_bar_mask = _rst_bar_mask, \
.fmax = MT6779_PLL_FMAX, \
.fmin = MT6779_PLL_FMIN, \
.pcwbits = _pcwbits, \
.pcwibits = _pcwibits, \
.pd_reg = _pd_reg, \
.pd_shift = _pd_shift, \
.tuner_reg = _tuner_reg, \
.tuner_en_reg = _tuner_en_reg, \
.tuner_en_bit = _tuner_en_bit, \
.pcw_reg = _pcw_reg, \
.pcw_shift = _pcw_shift, \
.pcw_chg_reg = _pcw_chg_reg, \
.div_table = _div_table, \
}
#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \
_pd_shift, _tuner_reg, _tuner_en_reg, \
_tuner_en_bit, _pcw_reg, _pcw_shift, \
_pcw_chg_reg) \
PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \
_pd_shift, _tuner_reg, _tuner_en_reg, \
_tuner_en_bit, _pcw_reg, _pcw_shift, \
_pcw_chg_reg, NULL)
static const struct mtk_pll_data plls[] = {
PLL(CLK_APMIXED_ARMPLL_LL, "armpll_ll", 0x0200, 0x020C, BIT(0),
PLL_AO, 0,
22, 8,
0x0204, 24,
0, 0, 0,
0x0204, 0, 0),
PLL(CLK_APMIXED_ARMPLL_BL, "armpll_bl", 0x0210, 0x021C, BIT(0),
PLL_AO, 0,
22, 8,
0x0214, 24,
0, 0, 0,
0x0214, 0, 0),
PLL(CLK_APMIXED_CCIPLL, "ccipll", 0x02A0, 0x02AC, BIT(0),
PLL_AO, 0,
22, 8,
0x02A4, 24,
0, 0, 0,
0x02A4, 0, 0),
PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x0230, 0x023C, BIT(0),
(HAVE_RST_BAR | PLL_AO), BIT(24),
22, 8,
0x0234, 24,
0, 0, 0,
0x0234, 0, 0),
PLL(CLK_APMIXED_UNIV2PLL, "univ2pll", 0x0240, 0x024C, BIT(0),
(HAVE_RST_BAR), BIT(24),
22, 8,
0x0244, 24,
0, 0, 0,
0x0244, 0, 0),
PLL(CLK_APMIXED_MFGPLL, "mfgpll", 0x0250, 0x025C, BIT(0),
0, 0,
22, 8,
0x0254, 24,
0, 0, 0,
0x0254, 0, 0),
PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0260, 0x026C, BIT(0),
0, 0,
22, 8,
0x0264, 24,
0, 0, 0,
0x0264, 0, 0),
PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0270, 0x027C, BIT(0),
0, 0,
22, 8,
0x0274, 24,
0, 0, 0,
0x0274, 0, 0),
PLL(CLK_APMIXED_ADSPPLL, "adsppll", 0x02b0, 0x02bC, BIT(0),
(HAVE_RST_BAR), BIT(23),
22, 8,
0x02b4, 24,
0, 0, 0,
0x02b4, 0, 0),
PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0280, 0x028C, BIT(0),
(HAVE_RST_BAR), BIT(23),
22, 8,
0x0284, 24,
0, 0, 0,
0x0284, 0, 0),
PLL(CLK_APMIXED_APLL1, "apll1", 0x02C0, 0x02D0, BIT(0),
0, 0,
32, 8,
0x02C0, 1,
0, 0x14, 0,
0x02C4, 0, 0x2C0),
PLL(CLK_APMIXED_APLL2, "apll2", 0x02D4, 0x02E4, BIT(0),
0, 0,
32, 8,
0x02D4, 1,
0, 0x14, 1,
0x02D8, 0, 0x02D4),
};
void mipi_26m_en(unsigned int module_idx, int en)
{
unsigned long flags;
apmixed_mipi_lock(flags);
if (module_idx == 0) {
if (en)
clk_writel(AP_PLL_CON8,
clk_readl(AP_PLL_CON8) | 0x00030000);
else
clk_writel(AP_PLL_CON8,
clk_readl(AP_PLL_CON8) & 0xfffcffff);
} else if (module_idx == 1) {
if (en)
clk_writel(AP_PLL_CON8,
clk_readl(AP_PLL_CON8) | 0x00000840);
else
clk_writel(AP_PLL_CON8,
clk_readl(AP_PLL_CON8) & 0xfffff7bf);
} else {
}
apmixed_mipi_unlock(flags);
}
unsigned int mt_get_ckgen_freq(unsigned int ID)
{
int output = 0, i = 0;
unsigned int temp, clk_dbg_cfg, clk_misc_cfg_0, clk26cali_1 = 0;
clk_dbg_cfg = clk_readl(CLK_DBG_CFG);
clk_writel(CLK_DBG_CFG, (clk_dbg_cfg & 0xFFFFC0FC)|(ID << 8)|(0x1));
clk_misc_cfg_0 = clk_readl(CLK_MISC_CFG_0);
clk_writel(CLK_MISC_CFG_0, (clk_misc_cfg_0 & 0x00FFFFFF));
clk26cali_1 = clk_readl(CLK26CALI_1);
clk_writel(CLK26CALI_0, 0x1000);
clk_writel(CLK26CALI_0, 0x1010);
while (clk_readl(CLK26CALI_0) & 0x10) {
udelay(10);
i++;
if (i > 20)
break;
}
temp = clk_readl(CLK26CALI_1) & 0xFFFF;
output = (temp * 26000) / 1024;
clk_writel(CLK_DBG_CFG, clk_dbg_cfg);
clk_writel(CLK_MISC_CFG_0, clk_misc_cfg_0);
clk_writel(CLK26CALI_0, 0x0000);
if (i > 20)
return 0;
else
return output;
}
unsigned int mt_get_abist_freq(unsigned int ID)
{
int output = 0, i = 0;
unsigned int temp, clk_dbg_cfg, clk_misc_cfg_0, clk26cali_1 = 0;
clk_dbg_cfg = clk_readl(CLK_DBG_CFG);
clk_writel(CLK_DBG_CFG, (clk_dbg_cfg & 0xFFC0FFFC)|(ID << 16));
clk_misc_cfg_0 = clk_readl(CLK_MISC_CFG_0);
clk_writel(CLK_MISC_CFG_0, (clk_misc_cfg_0 & 0x00FFFFFF) | (1 << 24));
clk26cali_1 = clk_readl(CLK26CALI_1);
clk_writel(CLK26CALI_0, 0x1000);
clk_writel(CLK26CALI_0, 0x1010);
while (clk_readl(CLK26CALI_0) & 0x10) {
udelay(10);
i++;
if (i > 20)
break;
}
temp = clk_readl(CLK26CALI_1) & 0xFFFF;
output = (temp * 26000) / 1024;
clk_writel(CLK_DBG_CFG, clk_dbg_cfg);
clk_writel(CLK_MISC_CFG_0, clk_misc_cfg_0);
clk_writel(CLK26CALI_0, 0x0000);
if (i > 20)
return 0;
else
return (output * 2);
}
#define ARMPLL_LL_SEL ((0x1 << 19) \
|(0x1 << 20) \
|(0x1 << 21) \
|(0x1 << 22))
#define ARMPLL_LL_SEL1 ((0x1 << 13))
#define ARMPLL_BL_SEL ((0x1 << 4) \
|(0x1 << 8) \
|(0x1 << 12) \
|(0x1 << 16))
#define ARMPLL_BL_SEL1 ((0x1 << 0))
#define ARMPLL_BB_SEL ((0x1 << 27) \
|(0x1 << 28) \
|(0x1 << 29) \
|(0x1 << 30))
#define ARMPLL_BB_SEL1 ((0x1 << 17))
void mp_enter_suspend(int id, int suspend)
{
if (id == 0) {
if (suspend) {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) & ~ARMPLL_LL_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) & ~ARMPLL_LL_SEL1);
} else {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) | ARMPLL_LL_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) | ARMPLL_LL_SEL1);
}
} else if (id == 1) { /* mp1 */
if (suspend) {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) & ~ARMPLL_BL_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) & ~ARMPLL_BL_SEL1);
} else {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) | ARMPLL_BL_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) | ARMPLL_BL_SEL1);
}
} else if (id == 2) { /* mp2 */
if (suspend) {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) & ~ARMPLL_BB_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) & ~ARMPLL_BB_SEL1);
} else {
clk_writel(AP_PLL_CON3,
clk_readl(AP_PLL_CON3) | ARMPLL_BB_SEL);
clk_writel(AP_PLL_CON4,
clk_readl(AP_PLL_CON4) | ARMPLL_BB_SEL1);
}
}
}
#define UNIV_192M ((0x1 << 29)|(0x1 << 30)|(0x1 << 31))
void univpll_192m_en(int en)
{
if (en)
clk_writel(AP_PLL_CON2, clk_readl(AP_PLL_CON2) | UNIV_192M);
else
clk_writel(AP_PLL_CON2, clk_readl(AP_PLL_CON2) & ~UNIV_192M);
}
void pll_if_on(void)
{
int ret = 0;
if (clk_readl(ARMPLL_LL_CON0) & 0x1)
pr_notice("suspend warning: ARMPLL_LL is on!!!\n");
if (clk_readl(ARMPLL_BL_CON0) & 0x1)
pr_notice("suspend warning: ARMPLL_BL is on!!!\n");
if (clk_readl(UNIVPLL_CON0) & 0x1) {
pr_notice("suspend warning: UNIVPLL is on!!!\n");
ret++;
}
if (clk_readl(MFGPLL_CON0) & 0x1) {
pr_notice("suspend warning: MFGPLL is on!!!\n");
ret++;
}
if (clk_readl(MMPLL_CON0) & 0x1) {
pr_notice("suspend warning: MMPLL is on!!!\n");
ret++;
}
if (clk_readl(ADSPPLL_CON0) & 0x1)
pr_notice("suspend warning: ADSPPLL is on!!!\n");
if (clk_readl(MSDCPLL_CON0) & 0x1)
pr_notice("suspend warning: MSDCPLL is on!!!\n");
if (clk_readl(TVDPLL_CON0) & 0x1) {
pr_notice("suspend warning: TVDPLL is on!!!\n");
ret++;
}
if (clk_readl(APLL1_CON0) & 0x1)
pr_notice("suspend warning: APLL1 is on!!!\n");
if (clk_readl(APLL2_CON0) & 0x1)
pr_notice("suspend warning: APLL2 is on!!!\n");
if (ret > 0)
WARN_ON(1);
}
void clock_force_off(void)
{
}
void pll_force_off(void)
{
clk_clrl(MFGPLL_CON0, PLL_EN);
clk_setl(MFGPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(MFGPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(UNIVPLL_CON0, PLL_EN);
clk_setl(UNIVPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(UNIVPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(MSDCPLL_CON0, PLL_EN);
clk_setl(MSDCPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(MSDCPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(MMPLL_CON0, PLL_EN);
clk_setl(MMPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(MMPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(ADSPPLL_CON0, PLL_EN);
clk_setl(ADSPPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(ADSPPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(TVDPLL_CON0, PLL_EN);
clk_setl(TVDPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(TVDPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(APLL1_CON0, PLL_EN);
clk_setl(APLL1_PWR_CON0, PLL_ISO_EN);
clk_clrl(APLL1_PWR_CON0, PLL_PWR_ON);
clk_clrl(APLL2_CON0, PLL_EN);
clk_setl(APLL2_PWR_CON0, PLL_ISO_EN);
clk_clrl(APLL2_PWR_CON0, PLL_PWR_ON);
}
void armpll_control(int id, int on)
{
if (id == 1) {
if (on) {
mt_reg_sync_writel((clk_readl(ARMPLL_LL_PWR_CON0) |
0x01), ARMPLL_LL_PWR_CON0);
udelay(100);
mt_reg_sync_writel((clk_readl(ARMPLL_LL_PWR_CON0) &
0xfffffffd), ARMPLL_LL_PWR_CON0);
udelay(10);
mt_reg_sync_writel((clk_readl(ARMPLL_LL_CON1) |
0x80000000), ARMPLL_LL_CON1);
mt_reg_sync_writel((clk_readl(ARMPLL_LL_CON0) |
0x01), ARMPLL_LL_CON0);
udelay(100);
} else {
mt_reg_sync_writel((clk_readl(ARMPLL_LL_CON0) &
0xfffffffe), ARMPLL_LL_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_LL_PWR_CON0) |
0x00000002), ARMPLL_LL_PWR_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_LL_PWR_CON0) &
0xfffffffe), ARMPLL_LL_PWR_CON0);
}
} else if (id == 2) {
if (on) {
mt_reg_sync_writel((clk_readl(ARMPLL_BL_PWR_CON0) |
0x01), ARMPLL_BL_PWR_CON0);
udelay(100);
mt_reg_sync_writel((clk_readl(ARMPLL_BL_PWR_CON0) &
0xfffffffd), ARMPLL_BL_PWR_CON0);
udelay(10);
mt_reg_sync_writel((clk_readl(ARMPLL_BL_CON1) |
0x80000000), ARMPLL_BL_CON1);
mt_reg_sync_writel((clk_readl(ARMPLL_BL_CON0) |
0x01), ARMPLL_BL_CON0);
udelay(100);
} else {
mt_reg_sync_writel((clk_readl(ARMPLL_BL_CON0) &
0xfffffffe), ARMPLL_BL_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_BL_PWR_CON0) |
0x00000002), ARMPLL_BL_PWR_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_BL_PWR_CON0) &
0xfffffffe), ARMPLL_BL_PWR_CON0);
}
} else if (id == 3) {
if (on) {
mt_reg_sync_writel((clk_readl(ARMPLL_BB_PWR_CON0) |
0x01), ARMPLL_BB_PWR_CON0);
udelay(100);
mt_reg_sync_writel((clk_readl(ARMPLL_BB_PWR_CON0) &
0xfffffffd), ARMPLL_BB_PWR_CON0);
udelay(10);
mt_reg_sync_writel((clk_readl(ARMPLL_BB_CON1) |
0x80000000), ARMPLL_BB_CON1);
mt_reg_sync_writel((clk_readl(ARMPLL_BB_CON0) |
0x01), ARMPLL_BB_CON0);
udelay(100);
} else {
mt_reg_sync_writel((clk_readl(ARMPLL_BB_CON0) &
0xfffffffe), ARMPLL_BB_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_BB_PWR_CON0) |
0x00000002), ARMPLL_BB_PWR_CON0);
mt_reg_sync_writel((clk_readl(ARMPLL_BB_PWR_CON0) &
0xfffffffe), ARMPLL_BB_PWR_CON0);
}
}
}
void check_mm0_clk_sts(void)
{
pr_notice("CLK_CFG_0 = 0x%08x\r\n", clk_readl(CLK_CFG_0));
pr_notice("MMPLL_CON0 = 0x%08x, 0x%08x\r\n", clk_readl(MMPLL_CON0),
clk_readl(MMPLL_CON1));
}
void check_vpu_clk_sts(void)
{
int temp = 10;
pr_notice("CLK_CFG_2 = 0x%08x\r\n", clk_readl(CLK_CFG_2));
pr_notice("CLK_CFG_3 = 0x%08x\r\n", clk_readl(CLK_CFG_3));
temp = mt_get_abist_freq(24);
pr_notice("univ freq = %d\n", temp);
if (temp == 0)
temp = mt_get_abist_freq(23);
temp = mt_get_ckgen_freq(14);
pr_notice("ipu freq = %d\n", temp);
if (temp == 0)
temp = mt_get_ckgen_freq(1);
temp = mt_get_ckgen_freq(13);
pr_notice("dsp3 freq = %d\n", temp);
if (temp == 0)
temp = mt_get_ckgen_freq(1);
temp = mt_get_ckgen_freq(12);
pr_notice("dsp2 freq = %d\n", temp);
if (temp == 0)
temp = mt_get_ckgen_freq(1);
temp = mt_get_ckgen_freq(11);
pr_notice("dsp1 freq = %d\n", temp);
if (temp == 0)
temp = mt_get_ckgen_freq(1);
temp = mt_get_ckgen_freq(10);
pr_notice("dsp freq = %d\n", temp);
if (temp == 0)
temp = mt_get_ckgen_freq(1);
}
void check_img_clk_sts(void)
{
}
void check_ipe_clk_sts(void)
{
}
void check_ven_clk_sts(void)
{
}
void check_cam_clk_sts(void)
{
pr_notice("CLK_CFG_0 = 0x%08x\n", clk_readl(CLK_CFG_0));
pr_notice("CLK_CFG_1 = 0x%08x\n", clk_readl(CLK_CFG_1));
pr_notice("CLK_CFG_2 = 0x%08x\n", clk_readl(CLK_CFG_2));
pr_notice("MMPLL_CON0 = 0x%08x\n", clk_readl(MMPLL_CON0));
pr_notice("MMPLL_CON1 = 0x%08x\n", clk_readl(MMPLL_CON1));
pr_notice("MMPLL_PWR_CON0 = 0x%08x\n", clk_readl(MMPLL_PWR_CON0));
mt_get_ckgen_freq(1);
pr_notice("mm freq = %d\n", mt_get_ckgen_freq(2));
mt_get_ckgen_freq(1);
pr_notice("cam freq = %d\n", mt_get_ckgen_freq(8));
mt_get_ckgen_freq(1);
pr_notice("ccu freq = %d\n", mt_get_ckgen_freq(9));
}
void aud_intbus_mux_sel(unsigned int aud_idx)
{
clk_writel(CLK_CFG_6_CLR, 0x00030000);/*[17:16]*/
clk_writel(CLK_CFG_6_SET, aud_idx << 16);
clk_writel(CLK_CFG_UPDATE, 0x04000000);/*[26]*/
}
static int clk_mt6779_apmixed_probe(struct platform_device *pdev)
{
struct clk_onecell_data *clk_data;
struct device_node *node = pdev->dev.of_node;
void __iomem *base;
int ret;
base = of_iomap(node, 0);
if (!base) {
pr_notice("%s(): ioremap failed\n", __func__);
return PTR_ERR(base);
}
clk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);
if (!clk_data) {
pr_notice("%s(): alloc clk data failed!\n", __func__);
return -ENOMEM;
}
#if MT_CCF_DEBUG_LOG
pr_notice("%s(): clk data number: %d\n", __func__, clk_data->clk_num);
#endif
mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);
mtk_clk_register_gates(node, apmixed_clks, ARRAY_SIZE(apmixed_clks),
clk_data);
ret = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
if (ret) {
pr_notice("%s(): could not register clock provider: %d\n",
__func__, ret);
kfree(clk_data);
} else {
/* for legacy APIs*/
apmixed_base = base;
clk_writel(AP_PLL_CON3, clk_readl(AP_PLL_CON3) & 0x00044440);
clk_writel(AP_PLL_CON4, clk_readl(AP_PLL_CON4) & 0x004);
/* [17] = 0 */
clk_writel(AP_PLL_CON6, clk_readl(AP_PLL_CON6) & 0xfffdffff);
/*MSDCPLL*/
clk_clrl(MSDCPLL_CON0, PLL_EN);
clk_setl(MSDCPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(MSDCPLL_PWR_CON0, PLL_PWR_ON);
/*APLL1*/
clk_clrl(APLL1_CON0, PLL_EN);
clk_setl(APLL1_PWR_CON0, PLL_ISO_EN);
clk_clrl(APLL1_PWR_CON0, PLL_PWR_ON);
/*APLL2*/
clk_clrl(APLL2_CON0, PLL_EN);
clk_setl(APLL2_PWR_CON0, PLL_ISO_EN);
clk_clrl(APLL2_PWR_CON0, PLL_PWR_ON);
/*ADSPPLL*/
clk_clrl(ADSPPLL_CON0, PLL_EN);
clk_setl(ADSPPLL_PWR_CON0, PLL_ISO_EN);
clk_clrl(ADSPPLL_PWR_CON0, PLL_PWR_ON);
clk_clrl(ADSPPLL_CON0, ADSPPLL_DIV_RSTB);
}
return ret;
}
static int clk_mt6779_top_probe(struct platform_device *pdev)
{
struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
void __iomem *base;
struct clk_onecell_data *clk_data;
struct device_node *node = pdev->dev.of_node;
int ret;
base = devm_ioremap_resource(&pdev->dev, res);
if (IS_ERR(base)) {
pr_notice("%s(): ioremap resource failed: %d\n",
__func__, PTR_ERR(base));
return PTR_ERR(base);
}
clk_data = mtk_alloc_clk_data(CLK_TOP_NR_CLK);
if (!clk_data) {
pr_notice("%s(): alloc clk data failed!\n", __func__);
return -ENOMEM;
}
#if MT_CCF_DEBUG_LOG
pr_notice("%s(): clk data number: %d\n", __func__, clk_data->clk_num);
#endif
mtk_clk_register_fixed_clks(top_fixed_clks, ARRAY_SIZE(top_fixed_clks),
clk_data);
mtk_clk_register_factors(top_divs, ARRAY_SIZE(top_divs), clk_data);
mtk_clk_register_muxes(top_muxes, ARRAY_SIZE(top_muxes),
node, &mt6779_clk_lock, clk_data);
mtk_clk_register_composites(top_aud_muxes, ARRAY_SIZE(top_aud_muxes),
base, &mt6779_clk_lock, clk_data);
mtk_clk_register_composites(top_aud_divs, ARRAY_SIZE(top_aud_divs),
base, &mt6779_clk_lock, clk_data);
ret = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
if (ret) {
pr_notice("%s(): could not register clock provider: %d\n",
__func__, ret);
kfree(clk_data);
} else {
/* for legacy APIs*/
cksys_base = base;
/* Need Confirm */
clk_writel(CLK_SCP_CFG_0, clk_readl(CLK_SCP_CFG_0) | 0x3FF);
clk_writel(CLK_SCP_CFG_1, clk_readl(CLK_SCP_CFG_1) | 0x11);
clk_writel(cksys_base + CK_CFG_0_CLR, 0x80000000);
clk_writel(cksys_base + CK_CFG_0_SET, 0x80000000);
clk_writel(cksys_base + CK_CFG_1_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_1_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_2_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_2_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_3_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_3_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_4_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_4_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_5_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_5_SET, 0x80808080);
/*pwrap_ulposc*/
clk_writel(cksys_base + CK_CFG_6_CLR, 0x00808080);
clk_writel(cksys_base + CK_CFG_6_SET, 0x00808080);
clk_writel(cksys_base + CK_CFG_7_CLR, 0x80800080);/*sspm*/
clk_writel(cksys_base + CK_CFG_7_SET, 0x80800080);
clk_writel(cksys_base + CK_CFG_8_CLR, 0x00808080);/*spm*/
clk_writel(cksys_base + CK_CFG_8_SET, 0x00808000);
clk_writel(cksys_base + CK_CFG_9_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_9_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_10_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_10_SET, 0x80808000);/*dxcc*/
clk_writel(cksys_base + CK_CFG_11_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_11_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_12_CLR, 0x80808080);
clk_writel(cksys_base + CK_CFG_12_SET, 0x80808080);
clk_writel(cksys_base + CK_CFG_13_CLR, 0x80008080);/*busaximem*/
clk_writel(cksys_base + CK_CFG_13_SET, 0x80008080);
}
return ret;
}
static int clk_mt6779_infra_probe(struct platform_device *pdev)
{
struct clk_onecell_data *clk_data;
struct device_node *node = pdev->dev.of_node;
void __iomem *base;
int ret;
base = of_iomap(node, 0);
if (!base) {
pr_notice("%s(): ioremap failed\n", __func__);
return PTR_ERR(base);
}
clk_data = mtk_alloc_clk_data(CLK_INFRA_NR_CLK);
if (!clk_data) {
pr_notice("%s(): alloc clk data failed!\n", __func__);
return -ENOMEM;
}
#if MT_CCF_DEBUG_LOG
pr_notice("%s(): clk data number: %d\n", __func__, clk_data->clk_num);
#endif
mtk_clk_register_gates(node, infra_clks, ARRAY_SIZE(infra_clks),
clk_data);
ret = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
if (ret) {
pr_notice("%s(): could not register clock provider: %d\n",
__func__, ret);
kfree(clk_data);
} else {
/* for legacy APIs*/
infracfg_base = base;
/* Need Confirm */
clk_writel(INFRA_TOPAXI_SI0_CTL,
clk_readl(INFRA_TOPAXI_SI0_CTL) | 0x2);
pr_notice("%s: infra mfg debug: %08x\n",
__func__, clk_readl(INFRA_TOPAXI_SI0_CTL));
/*mtk_clk_enable_critical();*/
#if MT_CCF_BRINGUP
#else
clk_writel(INFRA_PDN_SET0, INFRA_CG0);
clk_writel(INFRA_PDN_SET1, INFRA_CG1);
clk_writel(INFRA_PDN_SET2, INFRA_CG2);
clk_writel(INFRA_PDN_SET3, INFRA_CG3);
#endif
}
return ret;
}
static const struct of_device_id of_match_clk_mt6779[] = {
{
.compatible = "mediatek,mt6779-apmixed",
.data = clk_mt6779_apmixed_probe,
}, {
.compatible = "mediatek,mt6779-topckgen",
.data = clk_mt6779_top_probe,
}, {
.compatible = "mediatek,mt6779-infracfg_ao",
.data = clk_mt6779_infra_probe,
}, {
/* sentinel */
}
};
static int clk_mt6779_probe(struct platform_device *pdev)
{
int (*clk_probe)(struct platform_device *pdev);
int r;
clk_probe = of_device_get_match_data(&pdev->dev);
if (!clk_probe)
return -EINVAL;
r = clk_probe(pdev);
if (r)
dev_info(&pdev->dev,
"[ERROR] could not register clock provider: %s: %d\n",
pdev->name, r);
return r;
}
static struct platform_driver clk_mt6779_drv = {
.probe = clk_mt6779_probe,
.driver = {
.name = "clk-mt6779",
.of_match_table = of_match_clk_mt6779,
},
};
static int __init clk_mt6779_init(void)
{
return platform_driver_register(&clk_mt6779_drv);
}
arch_initcall(clk_mt6779_init);
Reference in a new issue Copy permalink