52 lines
1,005 B
C
52 lines
1,005 B
C
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
/*
|
||
|
* Copyright (c) 2019 MediaTek Inc.
|
||
|
*/
|
||
|
|
||
|
|
||
|
#ifndef __DRV_CLK_MT6853_PG_H
|
||
|
#define __DRV_CLK_MT6853_PG_H
|
||
|
|
||
|
enum subsys_id {
|
||
|
SYS_MD1 = 0,
|
||
|
SYS_CONN = 1,
|
||
|
SYS_MFG0 = 2,
|
||
|
SYS_MFG1 = 3,
|
||
|
SYS_MFG2 = 4,
|
||
|
SYS_MFG3 = 5,
|
||
|
SYS_MFG5 = 6,
|
||
|
SYS_ISP = 7,
|
||
|
SYS_ISP2 = 8,
|
||
|
SYS_IPE = 9,
|
||
|
SYS_VDE = 10,
|
||
|
SYS_VEN = 11,
|
||
|
SYS_DIS = 12,
|
||
|
SYS_AUDIO = 13,
|
||
|
SYS_ADSP = 14,
|
||
|
SYS_CAM = 15,
|
||
|
SYS_CAM_RAWA = 16,
|
||
|
SYS_CAM_RAWB = 17,
|
||
|
SYS_VPU = 18,
|
||
|
NR_SYSS = 19,
|
||
|
};
|
||
|
|
||
|
enum mtcmos_op {
|
||
|
MTCMOS_BUS_PROT = 0,
|
||
|
MTCMOS_PWR = 1,
|
||
|
};
|
||
|
|
||
|
struct pg_callbacks {
|
||
|
struct list_head list;
|
||
|
void (*before_off)(enum subsys_id sys);
|
||
|
void (*after_on)(enum subsys_id sys);
|
||
|
void (*debug_dump)(enum subsys_id sys);
|
||
|
};
|
||
|
|
||
|
/* register new pg_callbacks and return previous pg_callbacks. */
|
||
|
extern struct pg_callbacks *register_pg_callback(struct pg_callbacks *pgcb);
|
||
|
extern void subsys_if_on(void);
|
||
|
extern void mtcmos_force_off(void);
|
||
|
extern void mtk_check_subsys_swcg(enum subsys_id id);
|
||
|
|
||
|
#endif/* __DRV_CLK_MT6758_PG_H */
|