aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/sound/soc/codecs/mt6359.c

8077 lines
265 KiB
C
Raw Permalink Normal View History

Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
// SPDX-License-Identifier: GPL-2.0
//
// mt6359.c -- mt6359 ALSA SoC audio codec driver
//
// Copyright (c) 2018 MediaTek Inc.
// Author: KaiChieh Chuang <kaichieh.chuang@mediatek.com>
#include <linux/platform_device.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/delay.h>
#ifdef CONFIG_DEBUG_FS
#include <linux/debugfs.h>
#endif
#include <linux/kthread.h>
#include <linux/sched.h>
#include <linux/mfd/mt6397/core.h>
#include <linux/regulator/consumer.h>
#include <linux/iio/consumer.h>
#include <linux/nvmem-consumer.h>
#include <sound/soc.h>
#include <sound/tlv.h>
#ifdef CONFIG_MTK_PMIC_CHIP_MT6359P
#include <linux/mfd/mt6359p/registers.h>
#else
#include <linux/mfd/mt6359/registers.h>
#endif
#ifdef CONFIG_MTK_ACCDET
#include "accdet.h"
#endif
#ifdef CONFIG_MTK_AUXADC_INTF
#include <mach/mtk_pmic.h>
#include <mt-plat/mtk_auxadc_intf.h>
#endif
#ifndef CONFIG_MTK_PMIC_WRAP /* y: use regmap, else use legacy api */
#ifdef CONFIG_MTK_PMIC_WRAP_HAL
#include <mach/mtk_pmic_wrap.h>
#endif
#endif
#ifdef CONFIG_MTK_PMIC_WRAP
#include <linux/soc/mediatek/pmic_wrap.h>
#endif
#include "mt6359.h"
enum {
MT6359_AIF_1 = 0, /* dl: hp, rcv, hp+lo */
MT6359_AIF_2, /* dl: lo only */
MT6359_AIF_VOW,
MT6359_AIF_NUM,
};
enum {
AUDIO_ANALOG_VOLUME_HSOUTL,
AUDIO_ANALOG_VOLUME_HSOUTR,
AUDIO_ANALOG_VOLUME_HPOUTL,
AUDIO_ANALOG_VOLUME_HPOUTR,
AUDIO_ANALOG_VOLUME_LINEOUTL,
AUDIO_ANALOG_VOLUME_LINEOUTR,
AUDIO_ANALOG_VOLUME_MICAMP1,
AUDIO_ANALOG_VOLUME_MICAMP2,
AUDIO_ANALOG_VOLUME_MICAMP3,
AUDIO_ANALOG_VOLUME_TYPE_MAX
};
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
enum {
AUDIO_ANALOG_CHANNELS_L = 0,
AUDIO_ANALOG_CHANNELS_R,
AUDIO_ANALOG_CHANNELS_3,
};
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
enum {
MUX_MIC_TYPE_0, /* ain0, micbias 0 */
MUX_MIC_TYPE_1, /* ain1, micbias 1 */
MUX_MIC_TYPE_2, /* ain2/3, micbias 2 */
MUX_PGA_L,
MUX_PGA_R,
MUX_PGA_3,
MUX_HP_L,
MUX_HP_R,
MUX_LO,
MUX_NUM,
};
enum {
DEVICE_HP,
DEVICE_LO,
DEVICE_RCV,
DEVICE_MIC1,
DEVICE_MIC2,
DEVICE_NUM
};
enum {
HP_GAIN_CTL_ZCD = 0,
HP_GAIN_CTL_NLE,
HP_GAIN_CTL_NUM,
};
/* Supply widget subseq */
enum {
/* common */
SUPPLY_SEQ_CLK_BUF,
SUPPLY_SEQ_LDO_VAUD18,
SUPPLY_SEQ_AUD_GLB,
SUPPLY_SEQ_AUD_GLB_VOW,
SUPPLY_SEQ_DL_GPIO,
SUPPLY_SEQ_UL_GPIO,
SUPPLY_SEQ_HP_PULL_DOWN,
SUPPLY_SEQ_CLKSQ,
SUPPLY_SEQ_ADC_CLKGEN,
SUPPLY_SEQ_DEC_CLK,
SUPPLY_SEQ_AUD_VOW,
SUPPLY_SEQ_VOW_CLK,
SUPPLY_SEQ_TOP_CK,
SUPPLY_SEQ_TOP_CK_LAST,
SUPPLY_SEQ_DCC_CLK,
SUPPLY_SEQ_MIC_BIAS,
SUPPLY_SEQ_DMIC,
SUPPLY_SEQ_VOW_DIG_CFG,
SUPPLY_SEQ_VOW_PERIODIC_CFG,
SUPPLY_SEQ_AUD_TOP,
SUPPLY_SEQ_AUD_TOP_LAST,
SUPPLY_SEQ_DL_SDM_FIFO_CLK,
SUPPLY_SEQ_DL_SDM,
SUPPLY_SEQ_DL_NCP,
SUPPLY_SEQ_AFE,
/* playback */
SUPPLY_SEQ_DL_SRC,
SUPPLY_SEQ_DL_ESD_RESIST,
SUPPLY_SEQ_HP_DAMPING_OFF_RESET_CMFB,
SUPPLY_SEQ_HP_MUTE,
SUPPLY_SEQ_DL_LDO_REMOTE_SENSE,
SUPPLY_SEQ_DL_LDO,
SUPPLY_SEQ_DL_NV,
SUPPLY_SEQ_HP_ANA_TRIM,
SUPPLY_SEQ_DL_IBIST,
/* capture */
SUPPLY_SEQ_UL_PGA,
SUPPLY_SEQ_UL_ADC,
SUPPLY_SEQ_UL_MTKAIF,
SUPPLY_SEQ_UL_SRC_DMIC,
SUPPLY_SEQ_UL_SRC,
SUPPLY_SEQ_VOW_AUD_LPW,
};
enum {
CH_L = 0,
CH_R,
NUM_CH,
};
/* Auxadc average resolution */
enum {
AUXADC_AVG_1 = 0,
AUXADC_AVG_4,
AUXADC_AVG_8,
AUXADC_AVG_16,
AUXADC_AVG_32,
AUXADC_AVG_64,
AUXADC_AVG_128,
AUXADC_AVG_256,
};
enum {
DBG_DCTRIM_BYPASS_4POLE = 0x1 << 0,
DBG_DCTRIM_4POLE_LOG = 0x1 << 1,
};
/* dl bias */
#define DRBIAS_MASK 0x7
#define DRBIAS_HP_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 0)
#define DRBIAS_HP_MASK_SFT (DRBIAS_MASK << DRBIAS_HP_SFT)
#define DRBIAS_HS_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 3)
#define DRBIAS_HS_MASK_SFT (DRBIAS_MASK << DRBIAS_HS_SFT)
#define DRBIAS_LO_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 6)
#define DRBIAS_LO_MASK_SFT (DRBIAS_MASK << DRBIAS_LO_SFT)
enum {
DRBIAS_4UA = 0,
DRBIAS_5UA,
DRBIAS_6UA,
DRBIAS_7UA,
DRBIAS_8UA,
DRBIAS_9UA,
DRBIAS_10UA,
DRBIAS_11UA,
};
#define IBIAS_MASK 0x3
#define IBIAS_HP_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 0)
#define IBIAS_HP_MASK_SFT (IBIAS_MASK << IBIAS_HP_SFT)
#define IBIAS_HS_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 2)
#define IBIAS_HS_MASK_SFT (IBIAS_MASK << IBIAS_HS_SFT)
#define IBIAS_LO_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 4)
#define IBIAS_LO_MASK_SFT (IBIAS_MASK << IBIAS_LO_SFT)
#define IBIAS_ZCD_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 6)
#define IBIAS_ZCD_MASK_SFT (IBIAS_MASK << IBIAS_ZCD_SFT)
enum {
IBIAS_4UA = 0,
IBIAS_5UA,
IBIAS_6UA,
IBIAS_7UA,
};
enum {
IBIAS_ZCD_3UA = 0,
IBIAS_ZCD_4UA,
IBIAS_ZCD_5UA,
IBIAS_ZCD_6UA,
};
enum {
MIC_BIAS_1P7 = 0,
MIC_BIAS_1P8,
MIC_BIAS_1P9,
MIC_BIAS_2P0,
MIC_BIAS_2P1,
MIC_BIAS_2P5,
MIC_BIAS_2P6,
MIC_BIAS_2P7,
};
struct dc_trim_data {
bool calibrated;
int mic_vinp_mv;
};
struct hp_trim_data {
unsigned int hp_trim_l;
unsigned int hp_trim_r;
unsigned int hp_fine_trim_l;
unsigned int hp_fine_trim_r;
};
struct mt6359_vow_periodic_on_off_data {
unsigned long long pga_on;
unsigned long long precg_on;
unsigned long long adc_on;
unsigned long long micbias0_on;
unsigned long long micbias1_on;
unsigned long long dcxo_on;
unsigned long long audglb_on;
unsigned long long vow_on;
unsigned long long pga_off;
unsigned long long precg_off;
unsigned long long adc_off;
unsigned long long micbias0_off;
unsigned long long micbias1_off;
unsigned long long dcxo_off;
unsigned long long audglb_off;
unsigned long long vow_off;
};
struct mt6359_priv {
struct device *dev;
struct regmap *regmap;
struct iio_channel *codec_auxadc, *accdet_auxadc;
struct nvmem_device *hp_efuse;
unsigned int dl_rate[MT6359_AIF_NUM];
unsigned int ul_rate[MT6359_AIF_NUM];
int ana_gain[AUDIO_ANALOG_VOLUME_TYPE_MAX];
unsigned int mux_select[MUX_NUM];
int dmic_one_wire_mode;
int dev_counter[DEVICE_NUM];
int hp_gain_ctl;
int hp_hifi_mode;
struct mt6359_codec_ops ops;
struct dc_trim_data dc_trim;
struct hp_trim_data hp_trim_3_pole;
struct hp_trim_data hp_trim_4_pole;
int hp_plugged;
/* hp impedance */
int hp_impedance;
int hp_current_calibrate_val;
int mtkaif_protocol;
struct regulator *avdd_reg;
struct dentry *debugfs;
unsigned int debug_flag;
/* vow control */
int vow_enable;
int reg_afe_vow_vad_cfg0;
int reg_afe_vow_vad_cfg1;
int reg_afe_vow_vad_cfg2;
int reg_afe_vow_vad_cfg3;
int reg_afe_vow_vad_cfg4;
int reg_afe_vow_vad_cfg5;
int reg_afe_vow_periodic;
unsigned int vow_channel;
struct mt6359_vow_periodic_on_off_data vow_periodic_param;
/* vow dmic low power mode, 1: enable, 0: disable */
int vow_dmic_lp;
int vow_single_mic_select;
};
/* static function declaration */
static int dc_trim_thread(void *arg);
int mt6359_set_codec_ops(struct snd_soc_component *cmpnt,
struct mt6359_codec_ops *ops)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
priv->ops.enable_dc_compensation = ops->enable_dc_compensation;
priv->ops.set_lch_dc_compensation = ops->set_lch_dc_compensation;
priv->ops.set_rch_dc_compensation = ops->set_rch_dc_compensation;
priv->ops.adda_dl_gain_control = ops->adda_dl_gain_control;
return 0;
}
EXPORT_SYMBOL_GPL(mt6359_set_codec_ops);
int mt6359_set_mtkaif_protocol(struct snd_soc_component *cmpnt,
int mtkaif_protocol)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
priv->mtkaif_protocol = mtkaif_protocol;
return 0;
}
EXPORT_SYMBOL_GPL(mt6359_set_mtkaif_protocol);
static void gpio_smt_set(struct mt6359_priv *priv)
{
/* set gpio SMT mode */
regmap_update_bits(priv->regmap, MT6359_SMT_CON1, 0x3ff0, 0x3ff0);
}
static void gpio_driving_set(struct mt6359_priv *priv)
{
/* 8:4mA(default), a:8mA, c:12mA, e:16mA */
#if 0 // enable when need it
regmap_update_bits(priv->regmap, MT6359_DRV_CON2, 0xffff, 0xaaaa);
regmap_update_bits(priv->regmap, MT6359_DRV_CON3, 0xffff, 0xaaaa);
regmap_update_bits(priv->regmap, MT6359_DRV_CON4, 0x00ff, 0xaa);
#endif
}
static void playback_gpio_set(struct mt6359_priv *priv)
{
/* set gpio mosi mode, clk / data mosi */
regmap_write(priv->regmap, MT6359_GPIO_MODE2_CLR, 0x0ffe);
regmap_write(priv->regmap, MT6359_GPIO_MODE2_SET, 0x0249);
regmap_write(priv->regmap, MT6359_GPIO_MODE2, 0x0249);
/* sync mosi */
regmap_write(priv->regmap, MT6359_GPIO_MODE3_CLR, 0x6);
regmap_write(priv->regmap, MT6359_GPIO_MODE3_SET, 0x1);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE3,
0x7, 0x1);
}
static void playback_gpio_reset(struct mt6359_priv *priv)
{
/* set pad_aud_*_mosi to GPIO mode and dir input
* reason:
* pad_aud_dat_mosi*, because the pin is used as boot strap
* don't clean clk/sync, for mtkaif protocol 2
*/
regmap_write(priv->regmap, MT6359_GPIO_MODE2_CLR, 0x0ff8);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE2,
0x0ff8, 0x0000);
regmap_update_bits(priv->regmap, MT6359_GPIO_DIR0,
0x7 << 9, 0x0);
}
static void capture_gpio_set(struct mt6359_priv *priv)
{
/* set gpio miso mode */
regmap_write(priv->regmap, MT6359_GPIO_MODE3_CLR, 0x0e00);
regmap_write(priv->regmap, MT6359_GPIO_MODE3_SET, 0x0200);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE3,
0x0e00, 0x0200);
regmap_write(priv->regmap, MT6359_GPIO_MODE4_CLR, 0x003f);
regmap_write(priv->regmap, MT6359_GPIO_MODE4_SET, 0x0009);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE4,
0x03f, 0x0009);
}
static void capture_gpio_reset(struct mt6359_priv *priv)
{
/* set pad_aud_*_miso to GPIO mode and dir input
* reason:
* pad_aud_clk_miso, because when playback only the miso_clk
* will also have 26m, so will have power leak
* pad_aud_dat_miso*, because the pin is used as boot strap
*/
regmap_write(priv->regmap, MT6359_GPIO_MODE3_CLR, 0x0e00);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE3,
0x0e00, 0x0000);
regmap_write(priv->regmap, MT6359_GPIO_MODE4_CLR, 0x003f);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE4,
0x003f, 0x0000);
regmap_update_bits(priv->regmap, MT6359_GPIO_DIR0,
0x7 << 13, 0x0);
regmap_update_bits(priv->regmap, MT6359_GPIO_DIR1,
0x3 << 0, 0x0);
}
static void vow_gpio_set(struct mt6359_priv *priv)
{
/* vow gpio set (data) */
regmap_write(priv->regmap, MT6359_GPIO_MODE3_CLR, 0x0e00);
regmap_write(priv->regmap, MT6359_GPIO_MODE3_SET, 0x0800);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE3,
0x0e00, 0x0800);
/* vow gpio set (clock) */
regmap_write(priv->regmap, MT6359_GPIO_MODE4_CLR, 0x0007);
regmap_write(priv->regmap, MT6359_GPIO_MODE4_SET, 0x0004);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE4,
0x0007, 0x0004);
}
static void vow_gpio_reset(struct mt6359_priv *priv)
{
/* set pad_aud_*_miso to GPIO mode and dir input
* reason:
* pad_aud_clk_miso, because when playback only the miso_clk
* will also have 26m, so will have power leak
* pad_aud_dat_miso*, because the pin is used as boot strap
*/
/* vow gpio clear (data) */
regmap_write(priv->regmap, MT6359_GPIO_MODE3_CLR, 0x0e00);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE3,
0x0e00, 0x0000);
/* vow gpio clear (clock) */
regmap_write(priv->regmap, MT6359_GPIO_MODE4_CLR, 0x0007);
regmap_update_bits(priv->regmap, MT6359_GPIO_MODE4,
0x0007, 0x0000);
regmap_update_bits(priv->regmap, MT6359_GPIO_DIR0,
0x1 << 15, 0x0);
regmap_update_bits(priv->regmap, MT6359_GPIO_DIR1,
0x1 << 0, 0x0);
}
/* use only when not govern by DAPM */
static int mt6359_set_dcxo(struct mt6359_priv *priv, bool enable)
{
regmap_update_bits(priv->regmap, MT6359_DCXO_CW12,
0x1 << RG_XO_AUDIO_EN_M_SFT,
(enable ? 1 : 0) << RG_XO_AUDIO_EN_M_SFT);
return 0;
}
/* use only when not govern by DAPM */
static int mt6359_set_clksq(struct mt6359_priv *priv, bool enable)
{
/* audio clk source from internal dcxo */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_IN_SEL_TEST_MASK_SFT,
0x0);
/* Enable/disable CLKSQ 26MHz */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_EN_MASK_SFT,
(enable ? 1 : 0) << RG_CLKSQ_EN_SFT);
return 0;
}
/* use only when not govern by DAPM */
static int mt6359_set_aud_global_bias(struct mt6359_priv *priv, bool enable)
{
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON13,
RG_AUDGLB_PWRDN_VA32_MASK_SFT,
(enable ? 0 : 1) << RG_AUDGLB_PWRDN_VA32_SFT);
return 0;
}
/* use only when not govern by DAPM */
static int mt6359_set_topck(struct mt6359_priv *priv, bool enable)
{
regmap_update_bits(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0,
0x0066, enable ? 0x0 : 0x66);
return 0;
}
static int mt6359_set_decoder_clk(struct mt6359_priv *priv, bool enable)
{
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON13,
RG_RSTB_DECODER_VA32_MASK_SFT,
(enable ? 1 : 0) << RG_RSTB_DECODER_VA32_SFT);
return 0;
}
static int mt6359_mtkaif_tx_enable(struct mt6359_priv *priv)
{
switch (priv->mtkaif_protocol) {
case MT6359_MTKAIF_PROTOCOL_2_CLK_P2:
/* MTKAIF TX format setting */
regmap_update_bits(priv->regmap,
MT6359_AFE_ADDA_MTKAIF_CFG0,
0xffff, 0x0210);
/* enable aud_pad TX fifos */
regmap_update_bits(priv->regmap,
MT6359_AFE_AUD_PAD_TOP,
0xff00, 0x3800);
regmap_update_bits(priv->regmap,
MT6359_AFE_AUD_PAD_TOP,
0xff00, 0x3900);
break;
case MT6359_MTKAIF_PROTOCOL_2:
/* MTKAIF TX format setting */
regmap_update_bits(priv->regmap,
MT6359_AFE_ADDA_MTKAIF_CFG0,
0xffff, 0x0210);
/* enable aud_pad TX fifos */
regmap_update_bits(priv->regmap,
MT6359_AFE_AUD_PAD_TOP,
0xff00, 0x3100);
break;
case MT6359_MTKAIF_PROTOCOL_1:
default:
/* MTKAIF TX format setting */
regmap_update_bits(priv->regmap,
MT6359_AFE_ADDA_MTKAIF_CFG0,
0xffff, 0x0000);
/* enable aud_pad TX fifos */
regmap_update_bits(priv->regmap,
MT6359_AFE_AUD_PAD_TOP,
0xff00, 0x3100);
break;
}
return 0;
}
static int mt6359_mtkaif_tx_disable(struct mt6359_priv *priv)
{
/* disable aud_pad TX fifos */
regmap_update_bits(priv->regmap, MT6359_AFE_AUD_PAD_TOP,
0xff00, 0x3000);
return 0;
}
int mt6359_mtkaif_calibration_enable(struct snd_soc_component *cmpnt)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
playback_gpio_set(priv);
capture_gpio_set(priv);
mt6359_mtkaif_tx_enable(priv);
mt6359_set_dcxo(priv, true);
mt6359_set_aud_global_bias(priv, true);
mt6359_set_clksq(priv, true);
mt6359_set_topck(priv, true);
/* set dat_miso_loopback on */
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
1 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
1 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG1,
RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
1 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
return 0;
}
EXPORT_SYMBOL_GPL(mt6359_mtkaif_calibration_enable);
int mt6359_mtkaif_calibration_disable(struct snd_soc_component *cmpnt)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
/* set dat_miso_loopback off */
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
0 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
0 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG1,
RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
0 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
mt6359_set_topck(priv, false);
mt6359_set_clksq(priv, false);
mt6359_set_aud_global_bias(priv, false);
mt6359_set_dcxo(priv, false);
mt6359_mtkaif_tx_disable(priv);
playback_gpio_reset(priv);
capture_gpio_reset(priv);
return 0;
}
EXPORT_SYMBOL_GPL(mt6359_mtkaif_calibration_disable);
int mt6359_set_mtkaif_calibration_phase(struct snd_soc_component *cmpnt,
int phase_1, int phase_2, int phase_3)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_PHASE_MODE_MASK_SFT,
phase_1 << RG_AUD_PAD_TOP_PHASE_MODE_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG,
RG_AUD_PAD_TOP_PHASE_MODE2_MASK_SFT,
phase_2 << RG_AUD_PAD_TOP_PHASE_MODE2_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDIO_DIG_CFG1,
RG_AUD_PAD_TOP_PHASE_MODE3_MASK_SFT,
phase_3 << RG_AUD_PAD_TOP_PHASE_MODE3_SFT);
return 0;
}
EXPORT_SYMBOL_GPL(mt6359_set_mtkaif_calibration_phase);
static int get_auxadc_audio(struct mt6359_priv *priv)
{
int value = 0, ret = 0;
if (!IS_ERR(priv->codec_auxadc)) {
ret = iio_read_channel_raw(priv->codec_auxadc,
&value);
if (ret < 0) {
pr_notice("Error: %s read fail (%d)\n", __func__, ret);
return ret;
}
}
pr_debug("%s() value :%d\n", __func__, value);
return value;
}
static int get_accdet_auxadc(struct mt6359_priv *priv)
{
int value = 0, ret = 0;
if (!IS_ERR(priv->accdet_auxadc)) {
ret = iio_read_channel_processed(priv->accdet_auxadc,
&value);
if (ret < 0) {
pr_notice("Error: %s read fail (%d)\n", __func__, ret);
return ret;
}
}
pr_debug("%s() value :%d\n", __func__, value);
return value;
}
/* dl pga gain */
enum {
DL_GAIN_8DB = 0,
DL_GAIN_0DB = 8,
DL_GAIN_N_1DB = 9,
DL_GAIN_N_10DB = 18,
DL_GAIN_N_22DB = 30,
DL_GAIN_N_40DB = 0x1f,
};
#define DL_GAIN_N_10DB_REG (DL_GAIN_N_10DB << 7 | DL_GAIN_N_10DB)
#define DL_GAIN_N_22DB_REG (DL_GAIN_N_22DB << 7 | DL_GAIN_N_22DB)
#define DL_GAIN_N_40DB_REG (DL_GAIN_N_40DB << 7 | DL_GAIN_N_40DB)
#define DL_GAIN_REG_MASK 0x0f9f
/* reg idx for -40dB*/
#define PGA_MINUS_40_DB_REG_VAL 0x1f
#define HP_PGA_MINUS_40_DB_REG_VAL 0x3f
static const char *const dl_pga_gain[] = {
"8Db", "7Db", "6Db", "5Db", "4Db",
"3Db", "2Db", "1Db", "0Db", "-1Db",
"-2Db", "-3Db", "-4Db", "-5Db", "-6Db",
"-7Db", "-8Db", "-9Db", "-10Db", "-40Db"
};
static const char *const hp_dl_pga_gain[] = {
"8Db", "7Db", "6Db", "5Db", "4Db",
"3Db", "2Db", "1Db", "0Db", "-1Db",
"-2Db", "-3Db", "-4Db", "-5Db", "-6Db",
"-7Db", "-8Db", "-9Db", "-10Db", "-11Db",
"-12Db", "-13Db", "-14Db", "-15Db", "-16Db",
"-17Db", "-18Db", "-19Db", "-20Db", "-21Db",
"-22Db", "-40Db"
};
static void zcd_enable(struct mt6359_priv *priv, bool enable, int device)
{
if (enable) {
switch (device) {
case DEVICE_RCV:
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON11,
0x7, 0x2);
break;
case DEVICE_LO:
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON11,
0x7, 0x0);
break;
case DEVICE_HP:
default:
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON11,
0x7, 0x1);
break;
}
/* Enable ZCD, for minimize pop noise */
/* timeout, 1 = 5ms, 0 = 30ms */
regmap_update_bits(priv->regmap, MT6359_ZCD_CON0,
0x1 << 6, 0x0 << 6);
regmap_update_bits(priv->regmap, MT6359_ZCD_CON0,
0x3 << 4, 0x0 << 4);
regmap_update_bits(priv->regmap, MT6359_ZCD_CON0,
0x7 << 1, 0x5 << 1);
regmap_update_bits(priv->regmap, MT6359_ZCD_CON0,
0x1 << 0, 0x1 << 0);
} else {
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
0x7, 0x4);
regmap_update_bits(priv->regmap, MT6359_ZCD_CON0,
0xffff, 0x0000);
}
}
static void hp_main_output_ramp(struct mt6359_priv *priv, bool up)
{
int i = 0, stage = 0;
int target = 7;
/* Enable/Reduce HPL/R main output stage step by step */
for (i = 0; i <= target; i++) {
stage = up ? i : target - i;
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1,
RG_HPLOUTSTGCTRL_VAUDP32_MASK_SFT,
stage << RG_HPLOUTSTGCTRL_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1,
RG_HPROUTSTGCTRL_VAUDP32_MASK_SFT,
stage << RG_HPROUTSTGCTRL_VAUDP32_SFT);
usleep_range(600, 650);
}
}
static void hp_aux_feedback_loop_gain_ramp(struct mt6359_priv *priv, bool up)
{
int i = 0, stage = 0;
/* Reduce HP aux feedback loop gain step by step */
for (i = 0; i <= 0xf; i++) {
stage = up ? i : 0xf - i;
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON9,
0xf << 12, stage << 12);
usleep_range(600, 650);
}
}
static void hp_in_pair_current(struct mt6359_priv *priv, bool increase)
{
int i = 0, stage = 0;
int target = 0x3;
/* Set input diff pair bias select (Hi-Fi mode) */
if (priv->hp_hifi_mode) {
/* Reduce HP aux feedback loop gain step by step */
for (i = 0; i <= target; i++) {
stage = increase ? i : target - i;
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON10,
0x3 << 3, stage << 3);
usleep_range(100, 150);
}
}
}
static void hp_pull_down(struct mt6359_priv *priv, bool enable)
{
int i;
if (enable) {
for (i = 0x0; i <= 0x7; i++) {
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPPSHORT2VCM_VAUDP32_MASK_SFT,
i << RG_HPPSHORT2VCM_VAUDP32_SFT);
usleep_range(100, 150);
}
} else {
for (i = 0x7; i >= 0x0; i--) {
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPPSHORT2VCM_VAUDP32_MASK_SFT,
i << RG_HPPSHORT2VCM_VAUDP32_SFT);
usleep_range(100, 150);
}
}
}
static int hp_gain_ctl_select(struct mt6359_priv *priv,
unsigned int hp_gain_ctl)
{
if (hp_gain_ctl >= HP_GAIN_CTL_NUM) {
dev_warn(priv->dev, "%s(), hp_gain_ctl %d invalid\n",
__func__, hp_gain_ctl);
return -EINVAL;
}
priv->hp_gain_ctl = hp_gain_ctl;
regmap_update_bits(priv->regmap, MT6359_AFE_DL_NLE_CFG,
NLE_LCH_HPGAIN_SEL_MASK_SFT,
hp_gain_ctl << NLE_LCH_HPGAIN_SEL_SFT);
regmap_update_bits(priv->regmap, MT6359_AFE_DL_NLE_CFG,
NLE_RCH_HPGAIN_SEL_MASK_SFT,
hp_gain_ctl << NLE_RCH_HPGAIN_SEL_SFT);
return 0;
}
static bool is_valid_hp_pga_idx(int reg_idx)
{
return (reg_idx >= DL_GAIN_8DB && reg_idx <= DL_GAIN_N_22DB) ||
reg_idx == DL_GAIN_N_40DB;
}
static void headset_volume_ramp(struct mt6359_priv *priv,
int from, int to)
{
int offset = 0, count = 1, reg_idx;
if (!is_valid_hp_pga_idx(from) || !is_valid_hp_pga_idx(to))
dev_warn(priv->dev, "%s(), volume index is not valid, from %d, to %d\n",
__func__, from, to);
dev_dbg(priv->dev, "%s(), from %d, to %d\n",
__func__, from, to);
if (to > from)
offset = to - from;
else
offset = from - to;
while (offset > 0) {
if (to > from)
reg_idx = from + count;
else
reg_idx = from - count;
if (is_valid_hp_pga_idx(reg_idx)) {
regmap_update_bits(priv->regmap,
MT6359_ZCD_CON2,
DL_GAIN_REG_MASK,
(reg_idx << 7) | reg_idx);
usleep_range(600, 650);
}
offset--;
count++;
}
}
static int dl_pga_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int id = kcontrol->id.device;
int array_size, reg_minus_40db;
array_size = ARRAY_SIZE(dl_pga_gain);
reg_minus_40db = PGA_MINUS_40_DB_REG_VAL;
ucontrol->value.integer.value[0] = priv->ana_gain[id];
if (ucontrol->value.integer.value[0] == reg_minus_40db)
ucontrol->value.integer.value[0] = array_size - 1;
return 0;
}
static int dl_pga_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int index = ucontrol->value.integer.value[0];
unsigned int id = kcontrol->id.device;
int array_size, reg_minus_40db;
dev_info(priv->dev, "%s(), id %d, index %d\n", __func__, id, index);
array_size = ARRAY_SIZE(dl_pga_gain);
reg_minus_40db = PGA_MINUS_40_DB_REG_VAL;
if (index >= array_size) {
dev_warn(priv->dev, "return -EINVAL\n");
return -EINVAL;
}
if (index == (array_size - 1))
index = reg_minus_40db; /* reg idx for -40dB*/
switch (id) {
case AUDIO_ANALOG_VOLUME_HPOUTL:
regmap_update_bits(priv->regmap, MT6359_ZCD_CON2,
RG_AUDHPLGAIN_MASK_SFT,
index << RG_AUDHPLGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_HPOUTR:
regmap_update_bits(priv->regmap, MT6359_ZCD_CON2,
RG_AUDHPRGAIN_MASK_SFT,
index << RG_AUDHPRGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_HSOUTL:
regmap_update_bits(priv->regmap, MT6359_ZCD_CON3,
RG_AUDHSGAIN_MASK_SFT,
index << RG_AUDHSGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_LINEOUTL:
regmap_update_bits(priv->regmap, MT6359_ZCD_CON1,
RG_AUDLOLGAIN_MASK_SFT,
index << RG_AUDLOLGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_LINEOUTR:
regmap_update_bits(priv->regmap, MT6359_ZCD_CON1,
RG_AUDLORGAIN_MASK_SFT,
index << RG_AUDLORGAIN_SFT);
break;
default:
return 0;
}
priv->ana_gain[id] = index;
return 0;
}
static int mt6359_put_volsw(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *component =
snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(component);
struct soc_mixer_control *mc =
(struct soc_mixer_control *)kcontrol->private_value;
unsigned int reg;
int index = ucontrol->value.integer.value[0];
int ret;
ret = snd_soc_put_volsw(kcontrol, ucontrol);
if (ret < 0)
return ret;
switch (mc->reg) {
case MT6359_ZCD_CON2:
regmap_read(priv->regmap, MT6359_ZCD_CON2, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL] =
(reg >> RG_AUDHPLGAIN_SFT) & RG_AUDHPLGAIN_MASK;
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTR] =
(reg >> RG_AUDHPRGAIN_SFT) & RG_AUDHPRGAIN_MASK;
break;
case MT6359_ZCD_CON1:
regmap_read(priv->regmap, MT6359_ZCD_CON1, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_LINEOUTL] =
(reg >> RG_AUDLOLGAIN_SFT) & RG_AUDLOLGAIN_MASK;
priv->ana_gain[AUDIO_ANALOG_VOLUME_LINEOUTR] =
(reg >> RG_AUDLORGAIN_SFT) & RG_AUDLORGAIN_MASK;
break;
case MT6359_ZCD_CON3:
regmap_read(priv->regmap, MT6359_ZCD_CON3, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_HSOUTL] =
(reg >> RG_AUDHSGAIN_SFT) & RG_AUDHSGAIN_MASK;
break;
case MT6359_AUDENC_ANA_CON0:
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON0, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1] =
(reg >> RG_AUDPREAMPLGAIN_SFT) & RG_AUDPREAMPLGAIN_MASK;
break;
case MT6359_AUDENC_ANA_CON1:
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON1, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2] =
(reg >> RG_AUDPREAMPRGAIN_SFT) & RG_AUDPREAMPRGAIN_MASK;
break;
case MT6359_AUDENC_ANA_CON2:
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON2, &reg);
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3] =
(reg >> RG_AUDPREAMP3GAIN_SFT) & RG_AUDPREAMP3GAIN_MASK;
break;
}
dev_dbg(priv->dev, "%s(), name %s, reg(0x%x) = 0x%x, set index = %x\n",
__func__, kcontrol->id.name, mc->reg, reg, index);
return ret;
}
static const DECLARE_TLV_DB_SCALE(hp_playback_tlv, -2200, 100, 0);
static const DECLARE_TLV_DB_SCALE(playback_tlv, -1000, 100, 0);
static const DECLARE_TLV_DB_SCALE(capture_tlv, 0, 600, 0);
static const struct soc_enum dl_pga_enum[] = {
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(dl_pga_gain), dl_pga_gain),
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(hp_dl_pga_gain), hp_dl_pga_gain),
};
#define MT_SOC_ENUM_EXT_ID(xname, xenum, xhandler_get, xhandler_put, id) \
{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .device = id,\
.info = snd_soc_info_enum_double, \
.get = xhandler_get, .put = xhandler_put, \
.private_value = (unsigned long)&xenum }
static const struct snd_kcontrol_new mt6359_snd_controls[] = {
/* dl pga gain */
SOC_DOUBLE_EXT_TLV("Headset Volume",
MT6359_ZCD_CON2, 0, 7, 0x12, 0,
snd_soc_get_volsw, mt6359_put_volsw, playback_tlv),
SOC_DOUBLE_EXT_TLV("Lineout Volume",
MT6359_ZCD_CON1, 0, 7, 0x12, 0,
snd_soc_get_volsw, mt6359_put_volsw, playback_tlv),
SOC_SINGLE_EXT_TLV("Handset Volume",
MT6359_ZCD_CON3, 0, 0x12, 0,
snd_soc_get_volsw, mt6359_put_volsw, playback_tlv),
MT_SOC_ENUM_EXT_ID("Headset_PGAL_GAIN", dl_pga_enum[0],
dl_pga_get, dl_pga_set,
AUDIO_ANALOG_VOLUME_HPOUTL),
MT_SOC_ENUM_EXT_ID("Headset_PGAR_GAIN", dl_pga_enum[0],
dl_pga_get, dl_pga_set,
AUDIO_ANALOG_VOLUME_HPOUTR),
MT_SOC_ENUM_EXT_ID("Handset_PGA_GAIN", dl_pga_enum[0],
dl_pga_get, dl_pga_set,
AUDIO_ANALOG_VOLUME_HSOUTL),
MT_SOC_ENUM_EXT_ID("Lineout_PGAL_GAIN", dl_pga_enum[0],
dl_pga_get, dl_pga_set,
AUDIO_ANALOG_VOLUME_LINEOUTL),
MT_SOC_ENUM_EXT_ID("Lineout_PGAR_GAIN", dl_pga_enum[0],
dl_pga_get, dl_pga_set,
AUDIO_ANALOG_VOLUME_LINEOUTR),
};
/* ul pga gain */
static const char *const ul_pga_gain[] = {
"0Db", "6Db", "12Db", "18Db", "24Db"
};
static const struct soc_enum ul_pga_enum[] = {
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(ul_pga_gain), ul_pga_gain),
};
static int ul_pga_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
ucontrol->value.integer.value[0] = priv->ana_gain[kcontrol->id.device];
return 0;
}
static int ul_pga_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int index = ucontrol->value.integer.value[0];
unsigned int id = kcontrol->id.device;
dev_info(priv->dev, "%s(), id %d, index %d\n", __func__, id, index);
if (index > ARRAY_SIZE(ul_pga_gain)) {
dev_warn(priv->dev, "return -EINVAL\n");
return -EINVAL;
}
switch (id) {
case AUDIO_ANALOG_VOLUME_MICAMP1:
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLGAIN_MASK_SFT,
index << RG_AUDPREAMPLGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_MICAMP2:
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRGAIN_MASK_SFT,
index << RG_AUDPREAMPRGAIN_SFT);
break;
case AUDIO_ANALOG_VOLUME_MICAMP3:
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3GAIN_MASK_SFT,
index << RG_AUDPREAMP3GAIN_SFT);
break;
default:
return 0;
}
priv->ana_gain[id] = index;
return 0;
}
/* Mic Type MUX */
enum {
MIC_TYPE_MUX_IDLE = 0,
MIC_TYPE_MUX_ACC,
MIC_TYPE_MUX_DMIC,
MIC_TYPE_MUX_DCC,
MIC_TYPE_MUX_DCC_ECM_DIFF,
MIC_TYPE_MUX_DCC_ECM_SINGLE,
};
enum {
MIC_INDEX_IDLE = 0,
MIC_INDEX_MAIN,
MIC_INDEX_REF,
MIC_INDEX_THIRD,
MIC_INDEX_HEADSET,
};
#define IS_DCC_BASE(x) (x == MIC_TYPE_MUX_DCC || \
x == MIC_TYPE_MUX_DCC_ECM_DIFF || \
x == MIC_TYPE_MUX_DCC_ECM_SINGLE)
#define IS_AMIC_BASE(x) (x == MIC_TYPE_MUX_ACC || IS_DCC_BASE(x))
static const char *const mic_type_mux_map[] = {
"Idle",
"ACC",
"DMIC",
"DCC",
"DCC_ECM_DIFF",
"DCC_ECM_SINGLE",
};
static const struct soc_enum mic_type_mux_enum[] = {
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(mic_type_mux_map), mic_type_mux_map),
};
static int dmic_used_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
ucontrol->value.integer.value[0] =
priv->mux_select[MUX_MIC_TYPE_0] == MIC_TYPE_MUX_DMIC ||
priv->mux_select[MUX_MIC_TYPE_1] == MIC_TYPE_MUX_DMIC ||
priv->mux_select[MUX_MIC_TYPE_2] == MIC_TYPE_MUX_DMIC;
return 0;
}
static int mic_type_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
ucontrol->value.integer.value[0] =
priv->mux_select[kcontrol->id.device];
return 0;
}
static int mic_type_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
int index = ucontrol->value.integer.value[0];
unsigned int id = kcontrol->id.device;
dev_info(priv->dev, "%s(), id %d, index %d\n", __func__, id, index);
if (ucontrol->value.enumerated.item[0] >= e->items)
return -EINVAL;
priv->mux_select[id] = index;
return 0;
}
static const struct snd_kcontrol_new mt6359_snd_ul_controls[] = {
/* ul pga gain */
SOC_SINGLE_EXT_TLV("PGA1 Volume",
MT6359_AUDENC_ANA_CON0, RG_AUDPREAMPLGAIN_SFT, 4, 0,
snd_soc_get_volsw, mt6359_put_volsw, capture_tlv),
SOC_SINGLE_EXT_TLV("PGA2 Volume",
MT6359_AUDENC_ANA_CON1, RG_AUDPREAMPRGAIN_SFT, 4, 0,
snd_soc_get_volsw, mt6359_put_volsw, capture_tlv),
SOC_SINGLE_EXT_TLV("PGA3 Volume",
MT6359_AUDENC_ANA_CON2, RG_AUDPREAMP3GAIN_SFT, 4, 0,
snd_soc_get_volsw, mt6359_put_volsw, capture_tlv),
MT_SOC_ENUM_EXT_ID("Audio_PGA1_Setting", ul_pga_enum[0],
ul_pga_get, ul_pga_set,
AUDIO_ANALOG_VOLUME_MICAMP1),
MT_SOC_ENUM_EXT_ID("Audio_PGA2_Setting", ul_pga_enum[0],
ul_pga_get, ul_pga_set,
AUDIO_ANALOG_VOLUME_MICAMP2),
MT_SOC_ENUM_EXT_ID("Audio_PGA3_Setting", ul_pga_enum[0],
ul_pga_get, ul_pga_set,
AUDIO_ANALOG_VOLUME_MICAMP3),
/* mix type mux */
MT_SOC_ENUM_EXT_ID("Mic_Type_Mux_0", mic_type_mux_enum[0],
mic_type_get, mic_type_set,
MUX_MIC_TYPE_0),
MT_SOC_ENUM_EXT_ID("Mic_Type_Mux_1", mic_type_mux_enum[0],
mic_type_get, mic_type_set,
MUX_MIC_TYPE_1),
MT_SOC_ENUM_EXT_ID("Mic_Type_Mux_2", mic_type_mux_enum[0],
mic_type_get, mic_type_set,
MUX_MIC_TYPE_2),
};
/* MUX */
/* LOL MUX */
enum {
LO_MUX_OPEN = 0,
LO_MUX_L_DAC,
LO_MUX_3RD_DAC,
LO_MUX_TEST_MODE,
LO_MUX_MASK = 0x3,
};
static const char * const lo_in_mux_map[] = {
"Open", "Playback_L_DAC", "Playback", "Test Mode"
};
static int lo_in_mux_map_value[] = {
0x0, 0x1, 0x2, 0x3,
};
static SOC_VALUE_ENUM_SINGLE_DECL(lo_in_mux_map_enum,
SND_SOC_NOPM,
0,
LO_MUX_MASK,
lo_in_mux_map,
lo_in_mux_map_value);
static const struct snd_kcontrol_new lo_in_mux_control =
SOC_DAPM_ENUM("LO Select", lo_in_mux_map_enum);
/*Vow micbias MUX */
enum {
VOW_MIABIAS_MUX_CLOSE = 0,
VOW_MIABIAS_MUX_OPEN,
VOW_MIABIAS_MUX_MASK,
};
static const char * const vow_micbias_mux_map[] = {
"Vow_micbias_off",
"Vow_micbias_on",
};
static int vow_micbias_mux_map_value[] = {
VOW_MIABIAS_MUX_CLOSE,
VOW_MIABIAS_MUX_OPEN,
};
static SOC_VALUE_ENUM_SINGLE_AUTODISABLE_DECL(vow_micbias_mux_map_enum,
SND_SOC_NOPM,
0,
1,
vow_micbias_mux_map,
vow_micbias_mux_map_value);
static const struct snd_kcontrol_new vow_micbias_mux_control =
SOC_DAPM_ENUM("Vow Micbias", vow_micbias_mux_map_enum);
/*HP MUX */
enum {
HP_MUX_OPEN = 0,
HP_MUX_HPSPK,
HP_MUX_HP,
HP_MUX_TEST_MODE,
HP_MUX_HP_IMPEDANCE,
HP_MUX_MASK = 0x7,
};
static const char * const hp_in_mux_map[] = {
"Open",
"LoudSPK Playback",
"Audio Playback",
"Test Mode",
"HP Impedance",
"undefined1",
"undefined2",
"undefined3",
};
static int hp_in_mux_map_value[] = {
HP_MUX_OPEN,
HP_MUX_HPSPK,
HP_MUX_HP,
HP_MUX_TEST_MODE,
HP_MUX_HP_IMPEDANCE,
HP_MUX_OPEN,
HP_MUX_OPEN,
HP_MUX_OPEN,
};
static SOC_VALUE_ENUM_SINGLE_DECL(hpl_in_mux_map_enum,
SND_SOC_NOPM,
0,
HP_MUX_MASK,
hp_in_mux_map,
hp_in_mux_map_value);
static const struct snd_kcontrol_new hpl_in_mux_control =
SOC_DAPM_ENUM("HPL Select", hpl_in_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(hpr_in_mux_map_enum,
SND_SOC_NOPM,
0,
HP_MUX_MASK,
hp_in_mux_map,
hp_in_mux_map_value);
static const struct snd_kcontrol_new hpr_in_mux_control =
SOC_DAPM_ENUM("HPR Select", hpr_in_mux_map_enum);
/* RCV MUX */
enum {
RCV_MUX_OPEN = 0,
RCV_MUX_MUTE,
RCV_MUX_VOICE_PLAYBACK,
RCV_MUX_TEST_MODE,
RCV_MUX_MASK = 0x3,
};
static const char * const rcv_in_mux_map[] = {
"Open", "Mute", "Voice Playback", "Test Mode"
};
static int rcv_in_mux_map_value[] = {
RCV_MUX_OPEN,
RCV_MUX_MUTE,
RCV_MUX_VOICE_PLAYBACK,
RCV_MUX_TEST_MODE,
};
static SOC_VALUE_ENUM_SINGLE_DECL(rcv_in_mux_map_enum,
SND_SOC_NOPM,
0,
RCV_MUX_MASK,
rcv_in_mux_map,
rcv_in_mux_map_value);
static const struct snd_kcontrol_new rcv_in_mux_control =
SOC_DAPM_ENUM("RCV Select", rcv_in_mux_map_enum);
/* DAC In MUX */
static const char * const dac_in_mux_map[] = {
"Normal Path", "Sgen"
};
static int dac_in_mux_map_value[] = {
0x0, 0x1,
};
static SOC_VALUE_ENUM_SINGLE_DECL(dac_in_mux_map_enum,
MT6359_AFE_TOP_CON0,
DL_SINE_ON_SFT,
DL_SINE_ON_MASK,
dac_in_mux_map,
dac_in_mux_map_value);
static const struct snd_kcontrol_new dac_in_mux_control =
SOC_DAPM_ENUM("DAC Select", dac_in_mux_map_enum);
/* AIF Out MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(aif_out_mux_map_enum,
MT6359_AFE_TOP_CON0,
UL_SINE_ON_SFT,
UL_SINE_ON_MASK,
dac_in_mux_map,
dac_in_mux_map_value);
static const struct snd_kcontrol_new aif_out_mux_control =
SOC_DAPM_ENUM("AIF Out Select", aif_out_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(aif2_out_mux_map_enum,
MT6359_AFE_TOP_CON0,
ADDA6_UL_SINE_ON_SFT,
ADDA6_UL_SINE_ON_MASK,
dac_in_mux_map,
dac_in_mux_map_value);
static const struct snd_kcontrol_new aif2_out_mux_control =
SOC_DAPM_ENUM("AIF Out Select", aif2_out_mux_map_enum);
/* UL SRC MUX */
enum {
UL_SRC_MUX_AMIC = 0,
UL_SRC_MUX_DMIC,
};
static const char * const ul_src_mux_map[] = {
"AMIC",
"DMIC",
};
static int ul_src_mux_map_value[] = {
UL_SRC_MUX_AMIC,
UL_SRC_MUX_DMIC,
};
static SOC_VALUE_ENUM_SINGLE_DECL(ul_src_mux_map_enum,
MT6359_AFE_UL_SRC_CON0_L,
UL_SDM_3_LEVEL_CTL_SFT,
UL_SDM_3_LEVEL_CTL_MASK,
ul_src_mux_map,
ul_src_mux_map_value);
static const struct snd_kcontrol_new ul_src_mux_control =
SOC_DAPM_ENUM("UL_SRC_MUX Select", ul_src_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(ul2_src_mux_map_enum,
MT6359_AFE_ADDA6_UL_SRC_CON0_L,
ADDA6_UL_SDM_3_LEVEL_CTL_SFT,
ADDA6_UL_SDM_3_LEVEL_CTL_MASK,
ul_src_mux_map,
ul_src_mux_map_value);
static const struct snd_kcontrol_new ul2_src_mux_control =
SOC_DAPM_ENUM("UL_SRC_MUX Select", ul2_src_mux_map_enum);
/* VOW UL SRC MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_ul_src_mux_map_enum,
MT6359_AFE_VOW_TOP_CON0,
VOW_SDM_3_LEVEL_SFT,
VOW_SDM_3_LEVEL_MASK,
ul_src_mux_map,
ul_src_mux_map_value);
static const struct snd_kcontrol_new vow_ul_src_mux_control =
SOC_DAPM_ENUM("VOW_UL_SRC_MUX Select", vow_ul_src_mux_map_enum);
/* MISO MUX */
enum {
MISO_MUX_UL1_CH1 = 0,
MISO_MUX_UL1_CH2,
MISO_MUX_UL2_CH1,
MISO_MUX_UL2_CH2,
};
static const char * const miso_mux_map[] = {
"UL1_CH1",
"UL1_CH2",
"UL2_CH1",
"UL2_CH2",
};
static int miso_mux_map_value[] = {
MISO_MUX_UL1_CH1,
MISO_MUX_UL1_CH2,
MISO_MUX_UL2_CH1,
MISO_MUX_UL2_CH2,
};
static SOC_VALUE_ENUM_SINGLE_DECL(miso0_mux_map_enum,
MT6359_AFE_MTKAIF_MUX_CFG,
RG_ADDA_CH1_SEL_SFT,
RG_ADDA_CH1_SEL_MASK,
miso_mux_map,
miso_mux_map_value);
static const struct snd_kcontrol_new miso0_mux_control =
SOC_DAPM_ENUM("MISO_MUX Select", miso0_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(miso1_mux_map_enum,
MT6359_AFE_MTKAIF_MUX_CFG,
RG_ADDA_CH2_SEL_SFT,
RG_ADDA_CH2_SEL_MASK,
miso_mux_map,
miso_mux_map_value);
static const struct snd_kcontrol_new miso1_mux_control =
SOC_DAPM_ENUM("MISO_MUX Select", miso1_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(miso2_mux_map_enum,
MT6359_AFE_MTKAIF_MUX_CFG,
RG_ADDA6_CH1_SEL_SFT,
RG_ADDA6_CH1_SEL_MASK,
miso_mux_map,
miso_mux_map_value);
static const struct snd_kcontrol_new miso2_mux_control =
SOC_DAPM_ENUM("MISO_MUX Select", miso2_mux_map_enum);
/* VOW AMIC MUX */
enum {
VOW_AMIC_MUX_ADC_L = 0,
VOW_AMIC_MUX_ADC_R,
VOW_AMIC_MUX_ADC_T,
};
static const char * const vow_amic_mux_map[] = {
"ADC_L",
"ADC_R",
"ADC_T",
};
static int vow_amic_mux_map_value[] = {
VOW_AMIC_MUX_ADC_L,
VOW_AMIC_MUX_ADC_R,
VOW_AMIC_MUX_ADC_T,
};
/* VOW AMIC MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic0_mux_map_enum,
MT6359_AFE_VOW_TOP_CON4,
RG_VOW_AMIC_ADC1_SOURCE_SEL_SFT,
RG_VOW_AMIC_ADC1_SOURCE_SEL_MASK,
vow_amic_mux_map,
vow_amic_mux_map_value);
static const struct snd_kcontrol_new vow_amic0_mux_control =
SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic0_mux_map_enum);
static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic1_mux_map_enum,
MT6359_AFE_VOW_TOP_CON4,
RG_VOW_AMIC_ADC2_SOURCE_SEL_SFT,
RG_VOW_AMIC_ADC2_SOURCE_SEL_MASK,
vow_amic_mux_map,
vow_amic_mux_map_value);
static const struct snd_kcontrol_new vow_amic1_mux_control =
SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic1_mux_map_enum);
/* DMIC MUX */
enum {
DMIC_MUX_DMIC_DATA0 = 0,
DMIC_MUX_DMIC_DATA1_L,
DMIC_MUX_DMIC_DATA1_L_1,
DMIC_MUX_DMIC_DATA1_R,
};
static const char * const dmic_mux_map[] = {
"DMIC_DATA0",
"DMIC_DATA1_L",
"DMIC_DATA1_L_1",
"DMIC_DATA1_R",
};
static int dmic_mux_map_value[] = {
DMIC_MUX_DMIC_DATA0,
DMIC_MUX_DMIC_DATA1_L,
DMIC_MUX_DMIC_DATA1_L_1,
DMIC_MUX_DMIC_DATA1_R,
};
static SOC_VALUE_ENUM_SINGLE_DECL(dmic0_mux_map_enum,
MT6359_AFE_MIC_ARRAY_CFG,
RG_DMIC_ADC1_SOURCE_SEL_SFT,
RG_DMIC_ADC1_SOURCE_SEL_MASK,
dmic_mux_map,
dmic_mux_map_value);
static const struct snd_kcontrol_new dmic0_mux_control =
SOC_DAPM_ENUM("DMIC_MUX Select", dmic0_mux_map_enum);
/* ul2 ch1 use RG_DMIC_ADC2_SOURCE_SEL */
static SOC_VALUE_ENUM_SINGLE_DECL(dmic1_mux_map_enum,
MT6359_AFE_MIC_ARRAY_CFG,
RG_DMIC_ADC2_SOURCE_SEL_SFT,
RG_DMIC_ADC2_SOURCE_SEL_MASK,
dmic_mux_map,
dmic_mux_map_value);
static const struct snd_kcontrol_new dmic1_mux_control =
SOC_DAPM_ENUM("DMIC_MUX Select", dmic1_mux_map_enum);
/* ul1 ch2 use RG_DMIC_ADC3_SOURCE_SEL */
static SOC_VALUE_ENUM_SINGLE_DECL(dmic2_mux_map_enum,
MT6359_AFE_MIC_ARRAY_CFG,
RG_DMIC_ADC3_SOURCE_SEL_SFT,
RG_DMIC_ADC3_SOURCE_SEL_MASK,
dmic_mux_map,
dmic_mux_map_value);
static const struct snd_kcontrol_new dmic2_mux_control =
SOC_DAPM_ENUM("DMIC_MUX Select", dmic2_mux_map_enum);
/* ADC L MUX */
enum {
ADC_MUX_IDLE = 0,
ADC_MUX_AIN0,
ADC_MUX_PREAMPLIFIER,
ADC_MUX_IDLE1,
};
static const char * const adc_left_mux_map[] = {
"Idle", "AIN0", "Left Preamplifier", "Idle_1"
};
static int adc_mux_map_value[] = {
ADC_MUX_IDLE,
ADC_MUX_AIN0,
ADC_MUX_PREAMPLIFIER,
ADC_MUX_IDLE1,
};
static SOC_VALUE_ENUM_SINGLE_DECL(adc_left_mux_map_enum,
MT6359_AUDENC_ANA_CON0,
RG_AUDADCLINPUTSEL_SFT,
RG_AUDADCLINPUTSEL_MASK,
adc_left_mux_map,
adc_mux_map_value);
static const struct snd_kcontrol_new adc_left_mux_control =
SOC_DAPM_ENUM("ADC L Select", adc_left_mux_map_enum);
/* ADC R MUX */
static const char * const adc_right_mux_map[] = {
"Idle", "AIN0", "Right Preamplifier", "Idle_1"
};
static SOC_VALUE_ENUM_SINGLE_DECL(adc_right_mux_map_enum,
MT6359_AUDENC_ANA_CON1,
RG_AUDADCRINPUTSEL_SFT,
RG_AUDADCRINPUTSEL_MASK,
adc_right_mux_map,
adc_mux_map_value);
static const struct snd_kcontrol_new adc_right_mux_control =
SOC_DAPM_ENUM("ADC R Select", adc_right_mux_map_enum);
/* ADC 3 MUX */
static const char * const adc_3_mux_map[] = {
"Idle", "AIN0", "Preamplifier", "Idle_1"
};
static SOC_VALUE_ENUM_SINGLE_DECL(adc_3_mux_map_enum,
MT6359_AUDENC_ANA_CON2,
RG_AUDADC3INPUTSEL_SFT,
RG_AUDADC3INPUTSEL_MASK,
adc_3_mux_map,
adc_mux_map_value);
static const struct snd_kcontrol_new adc_3_mux_control =
SOC_DAPM_ENUM("ADC 3 Select", adc_3_mux_map_enum);
/* PGA L MUX */
enum {
PGA_L_MUX_NONE = 0,
PGA_L_MUX_AIN0,
PGA_L_MUX_AIN1,
};
static const char * const pga_l_mux_map[] = {
"None", "AIN0", "AIN1"
};
static int pga_l_mux_map_value[] = {
PGA_L_MUX_NONE,
PGA_L_MUX_AIN0,
PGA_L_MUX_AIN1
};
static SOC_VALUE_ENUM_SINGLE_DECL(pga_left_mux_map_enum,
MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLINPUTSEL_SFT,
RG_AUDPREAMPLINPUTSEL_MASK,
pga_l_mux_map,
pga_l_mux_map_value);
static const struct snd_kcontrol_new pga_left_mux_control =
SOC_DAPM_ENUM("PGA L Select", pga_left_mux_map_enum);
/* PGA R MUX */
enum {
PGA_R_MUX_NONE = 0,
PGA_R_MUX_AIN2,
PGA_R_MUX_AIN3,
PGA_R_MUX_AIN0,
};
static const char * const pga_r_mux_map[] = {
"None", "AIN2", "AIN3", "AIN0"
};
static int pga_r_mux_map_value[] = {
PGA_R_MUX_NONE,
PGA_R_MUX_AIN2,
PGA_R_MUX_AIN3,
PGA_R_MUX_AIN0
};
static SOC_VALUE_ENUM_SINGLE_DECL(pga_right_mux_map_enum,
MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRINPUTSEL_SFT,
RG_AUDPREAMPRINPUTSEL_MASK,
pga_r_mux_map,
pga_r_mux_map_value);
static const struct snd_kcontrol_new pga_right_mux_control =
SOC_DAPM_ENUM("PGA R Select", pga_right_mux_map_enum);
/* PGA 3 MUX */
enum {
PGA_3_MUX_NONE = 0,
PGA_3_MUX_AIN3,
PGA_3_MUX_AIN2,
};
static const char * const pga_3_mux_map[] = {
"None", "AIN3", "AIN2"
};
static int pga_3_mux_map_value[] = {
PGA_3_MUX_NONE,
PGA_3_MUX_AIN3,
PGA_3_MUX_AIN2
};
static SOC_VALUE_ENUM_SINGLE_DECL(pga_3_mux_map_enum,
MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3INPUTSEL_SFT,
RG_AUDPREAMP3INPUTSEL_MASK,
pga_3_mux_map,
pga_3_mux_map_value);
static const struct snd_kcontrol_new pga_3_mux_control =
SOC_DAPM_ENUM("PGA 3 Select", pga_3_mux_map_enum);
static int mt_clksq_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* audio clk source from internal dcxo */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_IN_SEL_TEST_MASK_SFT,
0x0);
break;
default:
break;
}
return 0;
}
static int mt_sgen_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* sdm audio fifo clock power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0006);
/* scrambler clock on enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xCBA1);
/* sdm power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0003);
/* sdm fifo enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x000B);
regmap_update_bits(priv->regmap, MT6359_AFE_SGEN_CFG0,
0xff3f,
0x0000);
regmap_update_bits(priv->regmap, MT6359_AFE_SGEN_CFG1,
0xffff,
0x0001);
break;
case SND_SOC_DAPM_POST_PMD:
/* DL scrambler disabling sequence */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0000);
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xcba0);
break;
default:
break;
}
return 0;
}
static int mtk_hp_enable(struct mt6359_priv *priv)
{
dev_info(priv->dev, "%s(), dev_counter[DEV_HP] %d, mux %u\n",
__func__, priv->dev_counter[DEVICE_HP], priv->mux_select[MUX_HP_L]);
if (priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
/* Disable handset short-circuit protection */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0010);
/* Set LO DR bias current optimization, 010: 6uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_LO_MASK_SFT,
DRBIAS_6UA << DRBIAS_LO_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_LO_MASK_SFT,
IBIAS_5UA << IBIAS_LO_SFT);
/* Set LO STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0110);
/* Enable LO driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0112);
/* Enable LO driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0113);
/* Set LO gain to 0DB */
regmap_write(priv->regmap, MT6359_ZCD_CON1, DL_GAIN_0DB);
}
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_HP);
if (priv->hp_hifi_mode) {
/* Set HP DR bias current optimization, 010: 6uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_HP_MASK_SFT,
DRBIAS_6UA << DRBIAS_HP_SFT);
/* Set HP & ZCD bias current optimization */
/* 01: ZCD: 4uA, HP/HS/LO: 5uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_ZCD_MASK_SFT,
IBIAS_ZCD_4UA << IBIAS_ZCD_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_HP_MASK_SFT,
IBIAS_5UA << IBIAS_HP_SFT);
} else {
/* Set HP DR bias current optimization, 001: 5uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_HP_MASK_SFT,
DRBIAS_5UA << DRBIAS_HP_SFT);
/* Set HP & ZCD bias current optimization */
/* 00: ZCD: 3uA, HP/HS/LO: 4uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_ZCD_MASK_SFT,
IBIAS_ZCD_3UA << IBIAS_ZCD_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_HP_MASK_SFT,
IBIAS_4UA << IBIAS_HP_SFT);
}
/* HP damp circuit enable */
/*Enable HPRN/HPLN output 4K to VCM */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x0087);
/* HP Feedback Cap select 2'b00: 15pF */
/* for >= 96KHz sampling rate: 2'b01: 10.5pF */
if (priv->dl_rate[MT6359_AIF_1] >= 96000)
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON4,
RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK_SFT,
0x1 << RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_SFT);
else
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON4, 0x0000);
/* Set HPP/N STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON2, 0xf133);
/* Enable HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x000c);
/* Enable HP aux feedback loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x003c);
/* Enable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0c00);
/* Enable HP driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x30c0);
/* Enable HP driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x30f0);
/* Short HP main output to HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x00fc);
/* Increase HP input pair current to HPM step by step */
hp_in_pair_current(priv, true);
/* Enable HP main CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0e00);
/* Disable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0200);
/* Enable HP main output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x00ff);
/* Enable HPR/L main output stage step by step */
hp_main_output_ramp(priv, true);
/* Reduce HP aux feedback loop gain */
hp_aux_feedback_loop_gain_ramp(priv, true);
/* Disable HP aux feedback loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77cf);
/* apply volume setting */
headset_volume_ramp(priv,
DL_GAIN_N_22DB,
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL]);
/* Disable HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77c3);
/* Unshort HP main output to HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x7703);
usleep_range(100, 120);
/* Enable Audio DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x30ff);
if (priv->hp_hifi_mode) {
/* Enable low-noise mode of DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0xf201);
} else {
/* Disable low-noise mode of DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0xf200);
}
usleep_range(100, 120);
if (priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
/* Switch HPL MUX to audio LOL */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK_SFT,
HP_MUX_HPSPK << RG_AUDHPLMUXINPUTSEL_VAUDP32_SFT);
/* Switch LOL MUX to audio DACL */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0117);
} else if (priv->mux_select[MUX_HP_L] == HP_MUX_HP) {
/* Switch HPL MUX to audio DACL */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK_SFT,
HP_MUX_HP << RG_AUDHPLMUXINPUTSEL_VAUDP32_SFT);
}
/* Switch HPR MUX to audio DACR */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK_SFT,
HP_MUX_HP << RG_AUDHPRMUXINPUTSEL_VAUDP32_SFT);
/* Disable Pull-down HPL/R to AVSS28_AUD */
hp_pull_down(priv, false);
return 0;
}
static int mtk_hp_disable(struct mt6359_priv *priv)
{
/* Pull-down HPL/R to AVSS28_AUD */
hp_pull_down(priv, true);
/* Disable LO when MUX to HPSPK*/
if (priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
/* Switch LOL MUX to open */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK_SFT,
LO_MUX_OPEN);
/* decrease LO gain to minimum gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON1, DL_GAIN_N_40DB);
/* Disable LO driver core circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLPWRUP_VAUDP32_MASK_SFT, 0x0);
/* Disable LO driver bias circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK_SFT, 0x0);
}
/* HPR/HPL mux to open */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x0f00, 0x0000);
/* Disable low-noise mode of DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON9,
0x0001, 0x0000);
/* Disable Audio DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x000f, 0x0000);
/* Short HP main output to HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77c3);
/* Enable HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77cf);
/* decrease HPL/R gain to normal gain step by step */
headset_volume_ramp(priv,
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL],
DL_GAIN_N_22DB);
/* Enable HP aux feedback loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77ff);
/* Reduce HP aux feedback loop gain */
hp_aux_feedback_loop_gain_ramp(priv, false);
/* decrease HPR/L main output stage step by step */
hp_main_output_ramp(priv, false);
/* Disable HP main output stage */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x3, 0x0);
/* Enable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0e01);
/* Disable HP main CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0c01);
/* Decrease HP input pair current to 2'b00 step by step */
hp_in_pair_current(priv, false);
/* Unshort HP main output to HP aux output stage */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1,
0x3 << 6, 0x0);
/* Disable HP driver core circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x3 << 4, 0x0);
/* Disable HP driver bias circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x3 << 6, 0x0);
/* Disable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x201);
/* Disable HP aux feedback loop */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1,
0x3 << 4, 0x0);
/* Disable HP aux output stage */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON1,
0x3 << 2, 0x0);
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_HP);
return 0;
}
static int mtk_hp_impedance_enable(struct mt6359_priv *priv)
{
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_HP);
/* Disable HPR/L STB enhance circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT, 0x0);
/* Disable Pull-down HPL/R to AVSS28_AUD */
hp_pull_down(priv, false);
/* Disable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0200);
/* Disable HP damping circuit & HPN 4K load */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x0000);
/* Enable Audio L channel DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x3009);
/* Enable HPDET circuit, */
/* select DACLP as HPDET input and HPR as HPDET output */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON8, 0x1900);
/* Enable TRIMBUF circuit, select HPR as TRIMBUF input */
/* Set TRIMBUF gain as 18dB */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON8, 0x1972);
return 0;
}
static int mtk_hp_impedance_disable(struct mt6359_priv *priv)
{
/* disable HPDET circuit */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON8, 0x1900);
/* Disable HPDET circuit, select OPEN as HPDET input */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON8, 0x0000);
/* Disable Audio DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x000f, 0x0000);
/* Enable HPR/L STB enhance circuits for off state */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT,
0x3 << RG_HPROUTPUTSTBENH_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT,
0x3 << RG_HPLOUTPUTSTBENH_VAUDP32_SFT);
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_HP);
#ifdef CONFIG_MTK_ACCDET
/* from accdet request */
accdet_modify_vref_volt();
#endif
return 0;
}
static int mt_hp_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
int device = DEVICE_HP;
dev_info(priv->dev, "%s(), event 0x%x, dev_counter[DEV_HP] %d, mux %u\n",
__func__,
event,
priv->dev_counter[device],
mux);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
priv->dev_counter[device]++;
if (priv->dev_counter[device] > 1)
break; /* already enabled, do nothing */
else if (priv->dev_counter[device] <= 0)
dev_warn(priv->dev, "%s(), dev_counter[DEV_HP] %d <= 0\n",
__func__,
priv->dev_counter[device]);
priv->mux_select[MUX_HP_L] = mux;
if (mux == HP_MUX_HP || mux == HP_MUX_HPSPK)
mtk_hp_enable(priv);
else if (mux == HP_MUX_HP_IMPEDANCE)
mtk_hp_impedance_enable(priv);
break;
case SND_SOC_DAPM_PRE_PMD:
priv->dev_counter[device]--;
if (priv->dev_counter[device] > 0) {
break; /* still being used, don't close */
} else if (priv->dev_counter[device] < 0) {
dev_warn(priv->dev, "%s(), dev_counter[DEV_HP] %d < 0\n",
__func__,
priv->dev_counter[device]);
priv->dev_counter[device] = 0;
break;
}
if (priv->mux_select[MUX_HP_L] == HP_MUX_HP ||
priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK)
mtk_hp_disable(priv);
else if (priv->mux_select[MUX_HP_L] == HP_MUX_HP_IMPEDANCE)
mtk_hp_impedance_disable(priv);
priv->mux_select[MUX_HP_L] = mux;
break;
default:
break;
}
return 0;
}
static int mt_rcv_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x, mux %u\n",
__func__,
event,
dapm_kcontrol_get_value(w->kcontrols[0]));
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_RCV);
/* Disable handset short-circuit protection */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0010);
/* Set RCV DR bias current optimization, 010: 6uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_HS_MASK_SFT,
DRBIAS_6UA << DRBIAS_HS_SFT);
/* Set RCV & ZCD bias current optimization */
/* 01: ZCD: 4uA, HP/HS/LO: 5uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_ZCD_MASK_SFT,
IBIAS_ZCD_4UA << IBIAS_ZCD_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_HS_MASK_SFT,
IBIAS_5UA << IBIAS_HS_SFT);
/* Set HS STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0090);
/* Set HS output stage (3'b111 = 8x) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x7000);
/* Enable HS driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0092);
/* Enable HS driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0093);
/* Set HS gain to normal gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON3,
priv->ana_gain[AUDIO_ANALOG_VOLUME_HSOUTL]);
/* Enable Audio DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x0009);
/* Enable low-noise mode of DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0001);
/* Switch HS MUX to audio DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x009b);
break;
case SND_SOC_DAPM_PRE_PMD:
/* HS mux to open */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON6,
RG_AUDHSMUXINPUTSEL_VAUDP32_MASK_SFT,
RCV_MUX_OPEN);
/* Disable Audio DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x000f, 0x0000);
/* decrease HS gain to minimum gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON3, DL_GAIN_N_40DB);
/* Disable HS driver core circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON6,
RG_AUDHSPWRUP_VAUDP32_MASK_SFT, 0x0);
/* Disable HS driver bias circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON6,
RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK_SFT, 0x0);
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_RCV);
break;
default:
break;
}
return 0;
}
static int mt_lo_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
dev_info(priv->dev, "%s(), event 0x%x, mux %u\n", __func__,
event, mux);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_LO);
/* Disable handset short-circuit protection */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0010);
/* Set LO DR bias current optimization, 010: 6uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_LO_MASK_SFT,
DRBIAS_6UA << DRBIAS_LO_SFT);
/* Set LO & ZCD bias current optimization */
/* 01: ZCD: 4uA, HP/HS/LO: 5uA */
if (priv->dev_counter[DEVICE_HP] == 0)
regmap_update_bits(priv->regmap,
MT6359_AUDDEC_ANA_CON12,
IBIAS_ZCD_MASK_SFT,
IBIAS_ZCD_4UA << IBIAS_ZCD_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_LO_MASK_SFT,
IBIAS_5UA << IBIAS_LO_SFT);
/* Set LO STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0110);
/* Enable LO driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0112);
/* Enable LO driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0113);
/* Set LO gain to normal gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON1,
priv->ana_gain[AUDIO_ANALOG_VOLUME_LINEOUTL]);
/* Save MUX selection */
priv->mux_select[MUX_LO] = mux;
/* Switch LOL MUX to audio DAC */
if (mux == LO_MUX_L_DAC) {
if (priv->dev_counter[DEVICE_HP] > 0) {
dev_warn(priv->dev, "%s(), can not enable DAC, hp count %d\n",
__func__, priv->dev_counter[DEVICE_HP]);
break;
}
/* Enable DACL and switch HP MUX to open*/
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x3009);
/* Disable low-noise mode of DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0xf200);
usleep_range(100, 120);
/* Switch LOL MUX to DACL */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0117);
} else if (mux == LO_MUX_3RD_DAC) {
/* Enable Audio DAC (3rd DAC) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x3113);
/* Enable low-noise mode of DAC */
if (priv->dev_counter[DEVICE_HP] == 0)
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0001);
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x311b);
}
break;
case SND_SOC_DAPM_PRE_PMD:
/* Switch LOL MUX to open */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK_SFT,
LO_MUX_OPEN);
if (priv->mux_select[MUX_LO] == LO_MUX_L_DAC) {
/* Disable Audio DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x000f, 0x0000);
/* Disable HP driver core circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x3 << 4, 0x0);
/* Disable HP driver bias circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x3 << 6, 0x0);
}
priv->mux_select[MUX_LO] = mux;
/* decrease LO gain to minimum gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON1, DL_GAIN_N_40DB);
/* Disable LO driver core circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLPWRUP_VAUDP32_MASK_SFT, 0x0);
/* Disable LO driver bias circuits */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK_SFT, 0x0);
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_LO);
break;
default:
break;
}
return 0;
}
static int mt_adc_clk_gen_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x, vow_enable %d\n",
__func__, event, priv->vow_enable);
switch (event) {
case SND_SOC_DAPM_POST_PMU:
if (priv->vow_enable) {
/* ADC CLK from CLKGEN (3.25MHz) */
dev_info(priv->dev, "%s(), vow mode\n", __func__);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKRSTB_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSOURCE_MASK_SFT,
0x1 << RG_AUDADCCLKSOURCE_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSEL_MASK_SFT,
0x1 << RG_AUDADCCLKSEL_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKGENMODE_MASK_SFT, 0x0);
} else {
/* ADC CLK from CLKGEN (6.5MHz) */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKRSTB_MASK_SFT,
0x1 << RG_AUDADCCLKRSTB_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSOURCE_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSEL_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKGENMODE_MASK_SFT,
0x1 << RG_AUDADCCLKGENMODE_SFT);
}
break;
case SND_SOC_DAPM_PRE_PMD:
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSOURCE_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKSEL_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKGENMODE_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON5,
RG_AUDADCCLKRSTB_MASK_SFT, 0x0);
break;
default:
break;
}
return 0;
}
static int mt_dcc_clk_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* DCC 50k CLK (from 26M) */
/* MT6359_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2062);
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2060);
if (priv->vow_enable) {
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2065);
} else {
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2061);
}
regmap_write(priv->regmap, MT6359_AFE_DCCLK_CFG1, 0x0100);
break;
case SND_SOC_DAPM_POST_PMD:
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2060);
regmap_update_bits(priv->regmap, MT6359_AFE_DCCLK_CFG0,
0xfff7, 0x2062);
break;
default:
break;
}
return 0;
}
static int mt_mic_bias_0_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_0];
dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_enable: %d\n",
__func__, event, mic_type, priv->vow_enable);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
switch (mic_type) {
case MIC_TYPE_MUX_DCC_ECM_DIFF:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON15,
0xff00, 0x7700);
break;
case MIC_TYPE_MUX_DCC_ECM_SINGLE:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON15,
0xff00, 0x1100);
break;
default:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON15,
0xff00, 0x0000);
break;
}
/* MISBIAS0 = 1P9V */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON15,
RG_AUDMICBIAS0VREF_MASK_SFT,
MIC_BIAS_1P9 << RG_AUDMICBIAS0VREF_SFT);
/* vow low power select */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON15,
RG_AUDMICBIAS0LOWPEN_MASK_SFT,
(priv->vow_enable ? 1 : 0)
<< RG_AUDMICBIAS0LOWPEN_SFT);
break;
case SND_SOC_DAPM_POST_PMD:
/* Disable MICBIAS0, MISBIAS0 = 1P7V */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON15, 0x0000);
break;
default:
break;
}
return 0;
}
static int mt_mic_bias_1_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_1];
dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_enable: %d\n",
__func__, event, mic_type, priv->vow_enable);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* MISBIAS1 = 2P6V */
if (mic_type == MIC_TYPE_MUX_DCC_ECM_SINGLE)
regmap_write(priv->regmap,
MT6359_AUDENC_ANA_CON16, 0x0160);
else
#ifdef CONFIG_MICBIAS1_1P9V
regmap_write(priv->regmap,
MT6359_AUDENC_ANA_CON16, 0x0020);
#else
regmap_write(priv->regmap,
MT6359_AUDENC_ANA_CON16, 0x0060);
#endif
/* vow low power select */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON16,
RG_AUDMICBIAS1LOWPEN_MASK_SFT,
(priv->vow_enable ? 1 : 0)
<< RG_AUDMICBIAS1LOWPEN_SFT);
break;
default:
break;
}
return 0;
}
static int mt_mic_bias_2_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_2];
dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_enable: %d\n",
__func__, event, mic_type, priv->vow_enable);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
switch (mic_type) {
case MIC_TYPE_MUX_DCC_ECM_DIFF:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON17,
0xff00, 0x7700);
break;
case MIC_TYPE_MUX_DCC_ECM_SINGLE:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON17,
0xff00, 0x1100);
break;
default:
regmap_update_bits(priv->regmap,
MT6359_AUDENC_ANA_CON17,
0xff00, 0x0000);
break;
}
/* MISBIAS2 = 1P9V */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON17,
RG_AUDMICBIAS2VREF_MASK_SFT,
MIC_BIAS_1P9 << RG_AUDMICBIAS2VREF_SFT);
/* vow low power select */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON17,
RG_AUDMICBIAS2LOWPEN_MASK_SFT,
(priv->vow_enable ? 1 : 0)
<< RG_AUDMICBIAS2LOWPEN_SFT);
break;
case SND_SOC_DAPM_POST_PMD:
/* Disable MICBIAS2, MISBIAS0 = 1P7V */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON17, 0x0000);
break;
default:
break;
}
return 0;
}
static int mt_vow_aud_lpw_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x, single mic select: %d, vow_channel: %d\n",
__func__, event, priv->vow_single_mic_select, priv->vow_channel);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Enable VOW AND gate CLK */
/* Select VOW CLKSQ out */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKAND_EN_VOW_MASK_SFT,
0x1 << RG_CLKAND_EN_VOW_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_VOWCLK_SEL_EN_VOW_MASK_SFT,
0x1 << RG_VOWCLK_SEL_EN_VOW_SFT);
/* add delay for RC Calibration */
usleep_range(1000, 1200);
/* Enable audio uplink LPW mode */
/* Enable Audio ADC 1st Stage LPW */
/* Enable Audio ADC 2nd & 3rd LPW */
/* Enable Audio ADC flash Audio ADC flash */
if (priv->vow_channel == 2) {
/* dul mic L + R */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON3,
0x0331, 0x0331);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON4,
0x0331, 0x0331);
} else {
/* handset single mic (R)*/
if (priv->vow_single_mic_select == MIC_INDEX_THIRD ||
priv->vow_single_mic_select == MIC_INDEX_REF)
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON4,
0x0331, 0x0331);
/* handset single mic (L) or headset mic mode*/
else if (priv->vow_single_mic_select == MIC_INDEX_MAIN ||
priv->vow_single_mic_select == MIC_INDEX_HEADSET)
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON3,
0x0331, 0x0331);
else
dev_info(priv->dev, "%s(), unsupport mic index %d.\n",
__func__, priv->vow_single_mic_select);
}
break;
case SND_SOC_DAPM_POST_PMD:
/* Disable VOW AND gate CLK */
/* Select VOW AND gate out */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKAND_EN_VOW_MASK_SFT,
0x0 << RG_CLKAND_EN_VOW_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_VOWCLK_SEL_EN_VOW_MASK_SFT,
0x0 << RG_VOWCLK_SEL_EN_VOW_SFT);
/* Disable audio uplink LPW mode */
/* Disable Audio ADC 1st Stage LPW */
/* Disable Audio ADC 2nd & 3rd LPW */
/* Disable Audio ADC flash Audio ADC flash */
if (priv->vow_channel == 2) {
/* dul mic mic L + mic R */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON3,
0x0331, 0x0000);
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON4,
0x0331, 0x0000);
} else {
/* handset mic R or L */
if (priv->vow_single_mic_select == MIC_INDEX_THIRD)
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON4,
0x0331, 0x0000);
/* handset single mic (L) or headset mic mode*/
else if (priv->vow_single_mic_select == MIC_INDEX_MAIN
|| priv->vow_single_mic_select == MIC_INDEX_HEADSET)
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON3,
0x0331, 0x0000);
else
dev_info(priv->dev, "%s(), unsupport mic index %d.\n",
__func__, priv->vow_single_mic_select);
}
break;
default:
break;
}
return 0;
}
static void vow_periodic_on_off_set(struct mt6359_priv *priv)
{
regmap_update_bits(priv->regmap,
MT6359_AUD_TOP_CKPDN_CON0,
RG_VOW32K_CK_PDN_MASK_SFT,
0x0);
/* Pre On */
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG2,
priv->vow_periodic_param.pga_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG3,
priv->vow_periodic_param.precg_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG4,
priv->vow_periodic_param.adc_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG7,
priv->vow_periodic_param.micbias0_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG8,
priv->vow_periodic_param.micbias1_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG9,
priv->vow_periodic_param.dcxo_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG10,
priv->vow_periodic_param.audglb_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG11,
priv->vow_periodic_param.vow_on);
/* Delay Off */
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG13,
priv->vow_periodic_param.pga_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG14,
priv->vow_periodic_param.precg_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG15,
priv->vow_periodic_param.adc_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG18,
priv->vow_periodic_param.micbias0_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG19,
priv->vow_periodic_param.micbias1_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG20,
priv->vow_periodic_param.dcxo_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG21,
priv->vow_periodic_param.audglb_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG22,
priv->vow_periodic_param.vow_off);
if (priv->vow_channel == 2) {
/* Pre On */
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG24,
priv->vow_periodic_param.pga_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG25,
priv->vow_periodic_param.precg_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG26,
priv->vow_periodic_param.adc_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG29,
priv->vow_periodic_param.micbias1_on);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG30,
priv->vow_periodic_param.vow_on);
/* Delay Off */
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG32,
priv->vow_periodic_param.pga_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG33,
priv->vow_periodic_param.precg_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG34,
priv->vow_periodic_param.adc_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG37,
priv->vow_periodic_param.micbias1_off);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG38,
priv->vow_periodic_param.vow_off);
}
/* vow periodic enable */
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG0, 0x999A);
}
static void vow_periodic_on_off_reset(struct mt6359_priv *priv)
{
regmap_update_bits(priv->regmap,
MT6359_AUD_TOP_CKPDN_CON0,
RG_VOW32K_CK_PDN_MASK_SFT,
0x1 << RG_VOW32K_CK_PDN_SFT);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG0, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG1, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG2, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG3, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG4, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG5, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG6, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG7, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG8, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG9, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG10, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG11, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG12, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG13, 0x8000);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG14, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG15, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG16, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG17, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG18, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG19, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG20, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG21, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG22, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG23, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG24, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG25, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG26, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG27, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG28, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG29, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG30, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG31, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG32, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG33, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG34, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG35, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG36, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG37, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG38, 0x0);
regmap_write(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG39, 0x0);
}
static int mt_vow_periodic_cfg_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Periodic On/Off */
if (priv->reg_afe_vow_periodic == 0)
vow_periodic_on_off_reset(priv);
else
vow_periodic_on_off_set(priv);
break;
case SND_SOC_DAPM_POST_PMD:
vow_periodic_on_off_reset(priv);
break;
default:
break;
}
return 0;
}
/* VOW MTKIF TX setting */
enum {
VOW_MTKIF_TX_SET_MONO = 1,
VOW_MTKIF_TX_SET_STEREO = 0,
};
#define VOW_MCLK 13000
#define VOW_MTKIF_TX_MONO_CLK 650
#define VOW_MTKIF_TX_STEREO_CLK 1083
static int mt_vow_digital_cfg_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mic_type0 = priv->mux_select[MUX_MIC_TYPE_0];
unsigned int mic_type2 = priv->mux_select[MUX_MIC_TYPE_2];
unsigned int vow_ch = 0;
unsigned int vow_mtkif_tx_div = 0;
unsigned int vow_top_con3 = 0x0000;
unsigned int is_dmic = 0;
dev_info(priv->dev, "%s(), event 0x%x, mic_type0: %d, mic_type2: %d,vow_dmic_lp: %d\n",
__func__, event, mic_type0, mic_type2, priv->vow_dmic_lp);
switch (event) {
case SND_SOC_DAPM_POST_PMU:
/* AMIC/DMIC VOW Config Setting */
if ((mic_type0 == MIC_TYPE_MUX_DMIC) ||
(mic_type2 == MIC_TYPE_MUX_DMIC)) {
if (priv->vow_dmic_lp)
/* LP DMIC settings : 812.5k */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON0,
0x7C00, 0x3800);
else
/* DMIC settings : 1600k */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON0,
0x7C00, 0x1000);
is_dmic = 1;
} else {
/* AMIC settings */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON0,
0x7C00, 0x0000);
is_dmic = 0;
}
/* Enable vow cfg setting */
/* VOW CH1 Config */
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG0,
priv->reg_afe_vow_vad_cfg0);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG2,
priv->reg_afe_vow_vad_cfg1);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG4,
priv->reg_afe_vow_vad_cfg2);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG6,
priv->reg_afe_vow_vad_cfg3);
regmap_update_bits(priv->regmap, MT6359_AFE_VOW_VAD_CFG12,
K_GAMMA_CH1_MASK_SFT,
priv->reg_afe_vow_vad_cfg4
<< K_GAMMA_CH1_SFT);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG8,
priv->reg_afe_vow_vad_cfg5);
if (is_dmic) {
/* VOW CH1 */
/* VOW ADC clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_ADC_CK_PDN_CH1_MASK_SFT,
0x1 << VOW_ADC_CK_PDN_CH1_SFT);
/* VOW clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_CK_PDN_CH1_MASK_SFT,
0x0);
/* DMIC power on */
/* DMIC select: dmic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
0x3 << VOW_DIGMIC_ON_CH1_SFT,
0x1 << VOW_DIGMIC_ON_CH1_SFT);
} else {
/* VOW CH1 */
/* VOW ADC clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_ADC_CK_PDN_CH1_MASK_SFT,
0x0);
/* VOW clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_CK_PDN_CH1_MASK_SFT,
0x0);
/* DMIC power off */
/* DMIC select: amic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
0x3 << VOW_DIGMIC_ON_CH1_SFT,
0x2 << VOW_DIGMIC_ON_CH1_SFT);
}
/* MTKIF TX Setting */
vow_ch = VOW_MTKIF_TX_SET_MONO; /* mono */
vow_mtkif_tx_div = VOW_MCLK / (VOW_MTKIF_TX_MONO_CLK * 2);
/* VOW CH2 Config */
if (priv->vow_channel == 2) {
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG1,
priv->reg_afe_vow_vad_cfg0);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG3,
priv->reg_afe_vow_vad_cfg1);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG5,
priv->reg_afe_vow_vad_cfg2);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG7,
priv->reg_afe_vow_vad_cfg3);
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_VAD_CFG12,
K_GAMMA_CH2_MASK_SFT,
priv->reg_afe_vow_vad_cfg4
<< K_GAMMA_CH2_SFT);
regmap_write(priv->regmap, MT6359_AFE_VOW_VAD_CFG9,
priv->reg_afe_vow_vad_cfg5);
if (is_dmic) {
/* VOW CH2 */
/* VOW ADC clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_ADC_CK_PDN_CH2_MASK_SFT,
0x1 << VOW_ADC_CK_PDN_CH2_SFT);
/* VOW clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_CK_PDN_CH2_MASK_SFT,
0x0);
/* DMIC power on */
/* DMIC select: dmic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
0x3 << VOW_DIGMIC_ON_CH2_SFT,
0x1 << VOW_DIGMIC_ON_CH2_SFT);
} else {
/* VOW CH2 */
/* VOW ADC clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_ADC_CK_PDN_CH2_MASK_SFT,
0x0);
/* VOW clk gate power on */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_CK_PDN_CH2_MASK_SFT,
0x0);
/* DMIC power off */
/* DMIC select: amic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
0x3 << VOW_DIGMIC_ON_CH2_SFT,
0x2 << VOW_DIGMIC_ON_CH2_SFT);
}
/* MTKIF TX Setting */
vow_ch = VOW_MTKIF_TX_SET_STEREO; /* stereo */
/* MTKIF TX DIV */
vow_mtkif_tx_div = VOW_MCLK /
(VOW_MTKIF_TX_STEREO_CLK * 2);
}
vow_top_con3 = 0x0000;
/* disable SNRDET Auto power down */
vow_top_con3 |= (1 << VOW_P2_SNRDET_AUTO_PDN_SFT);
vow_top_con3 |= (vow_ch << VOW_TXIF_MONO_SFT);
vow_top_con3 |= (vow_mtkif_tx_div << VOW_TXIF_SCK_DIV_SFT);
regmap_write(priv->regmap, MT6359_AFE_VOW_TOP_CON3,
vow_top_con3);
break;
case SND_SOC_DAPM_PRE_PMD:
/* AMIC/DMIC VOW Config Setting */
/* AMIC settings */
regmap_update_bits(priv->regmap, MT6359_AFE_VOW_TOP_CON0,
0x7C00, 0x0000);
/* VOW CH1 */
/* VOW ADC clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_ADC_CK_PDN_CH1_MASK_SFT,
0x1 << VOW_ADC_CK_PDN_CH1_SFT);
/* VOW clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
VOW_CK_PDN_CH1_MASK_SFT,
0x1 << VOW_CK_PDN_CH1_SFT);
/* DMIC power off */
/* DMIC select: amic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON1,
0x3 << VOW_DIGMIC_ON_CH1_SFT,
0x2 << VOW_DIGMIC_ON_CH1_SFT);
/* VOW CH2 */
/* VOW ADC clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_ADC_CK_PDN_CH2_MASK_SFT,
0x1 << VOW_ADC_CK_PDN_CH2_SFT);
/* VOW clk gate power off */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
VOW_CK_PDN_CH2_MASK_SFT,
0x1 << VOW_CK_PDN_CH2_SFT);
/* DMIC power off */
/* DMIC select: amic */
regmap_update_bits(priv->regmap,
MT6359_AFE_VOW_TOP_CON2,
0x3 << VOW_DIGMIC_ON_CH2_SFT,
0x2 << VOW_DIGMIC_ON_CH2_SFT);
break;
default:
break;
}
return 0;
}
static int mt_vow_out_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_WILL_PMU:
priv->vow_enable = 1;
break;
case SND_SOC_DAPM_PRE_PMU:
vow_gpio_set(priv);
break;
case SND_SOC_DAPM_POST_PMD:
vow_gpio_reset(priv);
priv->vow_enable = 0;
break;
default:
break;
}
return 0;
}
static int mt_mtkaif_tx_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
mt6359_mtkaif_tx_enable(priv);
break;
case SND_SOC_DAPM_POST_PMD:
mt6359_mtkaif_tx_disable(priv);
break;
default:
break;
}
return 0;
}
static int mt_ul_src_dmic_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
if (priv->dmic_one_wire_mode)
regmap_write(priv->regmap, MT6359_AFE_UL_SRC_CON0_H,
0x0400);
else
regmap_write(priv->regmap, MT6359_AFE_UL_SRC_CON0_H,
0x0080);
regmap_update_bits(priv->regmap, MT6359_AFE_UL_SRC_CON0_L,
0xfffc, 0x0000);
break;
case SND_SOC_DAPM_POST_PMD:
regmap_write(priv->regmap,
MT6359_AFE_UL_SRC_CON0_H, 0x0000);
break;
default:
break;
}
return 0;
}
static int mt_ul_src_34_dmic_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
if (priv->dmic_one_wire_mode)
regmap_write(priv->regmap,
MT6359_AFE_ADDA6_L_SRC_CON0_H, 0x0400);
else
regmap_write(priv->regmap,
MT6359_AFE_ADDA6_L_SRC_CON0_H, 0x0080);
regmap_update_bits(priv->regmap, MT6359_AFE_ADDA6_UL_SRC_CON0_L,
0xfffc, 0x0000);
break;
case SND_SOC_DAPM_POST_PMD:
regmap_write(priv->regmap,
MT6359_AFE_ADDA6_L_SRC_CON0_H, 0x0000);
break;
default:
break;
}
return 0;
}
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
static int mt6359_rc_reset(struct mt6359_priv *priv, int ch)
{
unsigned int reg = 0, reg_shift = 0, reg_reset = 0;
unsigned int reg_value = 0, rc = 0;
switch (ch) {
case AUDIO_ANALOG_CHANNELS_L:
reg = MT6359_AUDENC_ANA_CON10;
reg_shift = 0;
reg_reset = MT6359_AUDENC_ANA_CON0;
/* [12] RG_AUDADCLPWRUP */
break;
case AUDIO_ANALOG_CHANNELS_R:
reg = MT6359_AUDENC_ANA_CON10;
reg_shift = 8;
reg_reset = MT6359_AUDENC_ANA_CON1;
/* [12] RG_AUDADCRPWRUP */
break;
case AUDIO_ANALOG_CHANNELS_3:
reg = MT6359_AUDENC_ANA_CON9;
reg_shift = 6;
reg_reset = MT6359_AUDENC_ANA_CON2;
/* [12] RG_AUDADC3PWRUP */
break;
default:
break;
}
dev_dbg(priv->dev, "%s(), reg: 0x%x(reg_shift), reg_reset: 0x%x\n",
__func__, reg, reg_shift, reg_reset);
usleep_range(500, 520);
regmap_read(priv->regmap, reg, &reg_value);
rc = (reg_value >> reg_shift) & 0x1f;
dev_dbg(priv->dev, "%s(), reg(rc) = 0x%x(0x%x)\n",
__func__, reg, reg_value, rc);
if ((rc == 0) || (rc == 0x1f)) {
/* Disable audio x ADC */
regmap_update_bits(priv->regmap, reg_reset,
RG_AUDADCLPWRUP_MASK_SFT,
0x0 << RG_AUDADCLPWRUP_SFT);
/* Enable audio x ADC */
regmap_update_bits(priv->regmap, reg_reset,
RG_AUDADCLPWRUP_MASK_SFT,
0x1 << RG_AUDADCLPWRUP_SFT);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON10, &reg_value);
dev_info(priv->dev, "%s(), final: MT6359_AUDENC_ANA_CON10 = 0x%x\n",
__func__, reg_value);
}
usleep_range(500, 520);
return 0;
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
}
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
static int mt_adc_l_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_POST_PMU:
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
mt6359_rc_reset(priv, AUDIO_ANALOG_CHANNELS_L);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
/* Audio L preamplifier DCC precharge off */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLDCPRECHARGE_MASK_SFT,
0x0);
break;
default:
break;
}
return 0;
}
static int mt_adc_r_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_POST_PMU:
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
mt6359_rc_reset(priv, AUDIO_ANALOG_CHANNELS_R);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
/* Audio R preamplifier DCC precharge off */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRDCPRECHARGE_MASK_SFT,
0x0);
break;
default:
break;
}
return 0;
}
static int mt_adc_3_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
switch (event) {
case SND_SOC_DAPM_POST_PMU:
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
mt6359_rc_reset(priv, AUDIO_ANALOG_CHANNELS_3);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
/* Audio R preamplifier DCC precharge off */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3DCPRECHARGE_MASK_SFT,
0x0);
break;
default:
break;
}
return 0;
}
static int mt_pga_l_mux_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
dev_info(priv->dev, "%s(), mux %d\n", __func__, mux);
priv->mux_select[MUX_PGA_L] = mux >> RG_AUDPREAMPLINPUTSEL_SFT;
return 0;
}
static int mt_pga_r_mux_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
dev_info(priv->dev, "%s(), mux %d\n", __func__, mux);
priv->mux_select[MUX_PGA_R] = mux >> RG_AUDPREAMPRINPUTSEL_SFT;
return 0;
}
static int mt_pga_3_mux_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
dev_info(priv->dev, "%s(), mux %d\n", __func__, mux);
priv->mux_select[MUX_PGA_3] = mux >> RG_AUDPREAMP3INPUTSEL_SFT;
return 0;
}
static int mt_pga_l_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int mic_gain_l = priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1];
unsigned int mux_pga = priv->mux_select[MUX_PGA_L];
unsigned int mic_type;
switch (mux_pga) {
case PGA_L_MUX_AIN0:
mic_type = priv->mux_select[MUX_MIC_TYPE_0];
break;
case PGA_L_MUX_AIN1:
mic_type = priv->mux_select[MUX_MIC_TYPE_1];
break;
default:
dev_err(priv->dev, "%s(), invalid pga mux %d\n",
__func__, mux_pga);
return -EINVAL;
}
/* if is VOW, then force 24dB */
if (priv->vow_enable)
mic_gain_l = 4;
dev_info(priv->dev, "%s(), event = 0x%x, mic_type %d, mic_gain_l %d, mux_pga %d\n",
__func__, event, mic_type, mic_gain_l, mux_pga);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
if (IS_DCC_BASE(mic_type)) {
/* Audio L preamplifier DCC precharge */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLDCPRECHARGE_MASK_SFT,
0x1 << RG_AUDPREAMPLDCPRECHARGE_SFT);
}
break;
case SND_SOC_DAPM_POST_PMU:
/* set mic pga gain */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLGAIN_MASK_SFT,
mic_gain_l << RG_AUDPREAMPLGAIN_SFT);
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
usleep_range(1000, 1050);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
break;
default:
break;
}
return 0;
}
static int mt_pga_r_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int mic_gain_r = priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2];
unsigned int mux_pga = priv->mux_select[MUX_PGA_R];
unsigned int mic_type;
switch (mux_pga) {
case PGA_R_MUX_AIN0:
mic_type = priv->mux_select[MUX_MIC_TYPE_0];
break;
case PGA_R_MUX_AIN2:
case PGA_R_MUX_AIN3:
mic_type = priv->mux_select[MUX_MIC_TYPE_2];
break;
default:
dev_err(priv->dev, "%s(), invalid pga mux %d\n",
__func__, mux_pga);
return -EINVAL;
}
/* if is VOW, then force 24dB */
if (priv->vow_enable)
mic_gain_r = 4;
dev_info(priv->dev, "%s(), event = 0x%x, mic_type %d, mic_gain_r %d, mux_pga %d\n",
__func__, event, mic_type, mic_gain_r, mux_pga);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
if (IS_DCC_BASE(mic_type)) {
/* Audio R preamplifier DCC precharge */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRDCPRECHARGE_MASK_SFT,
0x1 << RG_AUDPREAMPRDCPRECHARGE_SFT);
}
break;
case SND_SOC_DAPM_POST_PMU:
/* set mic pga gain */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRGAIN_MASK_SFT,
mic_gain_r << RG_AUDPREAMPRGAIN_SFT);
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
usleep_range(1000, 1050);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
break;
default:
break;
}
return 0;
}
static int mt_pga_3_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int mic_gain_3 = priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3];
unsigned int mux_pga = priv->mux_select[MUX_PGA_3];
unsigned int mic_type;
switch (mux_pga) {
case PGA_3_MUX_AIN2:
case PGA_3_MUX_AIN3:
mic_type = priv->mux_select[MUX_MIC_TYPE_2];
break;
default:
dev_err(priv->dev, "%s(), invalid pga mux %d\n",
__func__, mux_pga);
return -EINVAL;
}
/* if is VOW, then force 24dB */
if (priv->vow_enable)
mic_gain_3 = 4;
dev_info(priv->dev, "%s(), event = 0x%x, mic_type %d, mic_gain_3 %d, mux_pga %d\n",
__func__, event, mic_type, mic_gain_3, mux_pga);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
if (IS_DCC_BASE(mic_type)) {
/* Audio 3 preamplifier DCC precharge */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3DCPRECHARGE_MASK_SFT,
0x1 << RG_AUDPREAMP3DCPRECHARGE_SFT);
}
break;
case SND_SOC_DAPM_POST_PMU:
/* set mic pga gain */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3GAIN_MASK_SFT,
mic_gain_3 << RG_AUDPREAMP3GAIN_SFT);
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
usleep_range(1000, 1050);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
break;
default:
break;
}
return 0;
}
static int mt_delay_250_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
switch (event) {
case SND_SOC_DAPM_POST_PMU:
case SND_SOC_DAPM_PRE_PMD:
usleep_range(250, 270);
break;
default:
break;
}
return 0;
}
static int mt_delay_100_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
switch (event) {
case SND_SOC_DAPM_POST_PMU:
case SND_SOC_DAPM_PRE_PMD:
usleep_range(100, 120);
break;
default:
break;
}
return 0;
}
static int mt_hp_pull_down_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
hp_pull_down(priv, true);
break;
case SND_SOC_DAPM_POST_PMD:
hp_pull_down(priv, false);
break;
default:
break;
}
return 0;
}
static int mt_hp_mute_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Set HPR/HPL gain to -22dB */
regmap_write(priv->regmap, MT6359_ZCD_CON2, DL_GAIN_N_22DB_REG);
break;
case SND_SOC_DAPM_POST_PMD:
/* Set HPL/HPR gain to mute */
regmap_write(priv->regmap, MT6359_ZCD_CON2, DL_GAIN_N_40DB_REG);
break;
default:
break;
}
return 0;
}
static int mt_hp_damp_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_POST_PMD:
/* Disable HP damping circuit & HPN 4K load */
/* reset CMFB PW level */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x0000);
break;
default:
break;
}
return 0;
}
static int mt_hp_ana_trim_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
struct hp_trim_data *trim;
switch (event) {
case SND_SOC_DAPM_POST_PMU:
/* TODO: 3/4 pole */
trim = &priv->hp_trim_3_pole;
/* set hp l trim */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLTRIM_VAUDP32_MASK_SFT,
trim->hp_trim_l <<
RG_AUDHPLTRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT,
trim->hp_fine_trim_l <<
RG_AUDHPLFINETRIM_VAUDP32_SFT);
/* set hp r trim */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRTRIM_VAUDP32_MASK_SFT,
trim->hp_trim_r <<
RG_AUDHPRTRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT,
trim->hp_fine_trim_r <<
RG_AUDHPRFINETRIM_VAUDP32_SFT);
break;
case SND_SOC_DAPM_POST_PMD:
/* Clear the analog trim value */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON3, 0x0);
break;
default:
break;
}
return 0;
}
static int mt_esd_resist_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* Reduce ESD resistance of AU_REFN */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT,
0x1 << RG_AUDREFN_DERES_EN_VAUDP32_SFT);
usleep_range(250, 270);
break;
case SND_SOC_DAPM_POST_PMD:
/* Increase ESD resistance of AU_REFN */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT, 0x0);
break;
default:
break;
}
return 0;
}
static int mt_sdm_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* sdm audio fifo clock power on */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
0xfffd, 0x0006);
/* scrambler clock on enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xCBA1);
/* sdm power on */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
0xfffd, 0x0003);
/* sdm fifo enable */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
0xfffd, 0x000B);
break;
case SND_SOC_DAPM_POST_PMD:
/* DL scrambler disabling sequence */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
0xfffd, 0x0000);
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xcba0);
break;
default:
break;
}
return 0;
}
static int mt_sdm_3rd_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
/* sdm audio fifo clock power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON11, 0x0006);
/* scrambler clock on enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON9, 0xCBA1);
/* sdm power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON11, 0x0003);
/* sdm fifo enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON11, 0x000B);
break;
case SND_SOC_DAPM_POST_PMD:
/* DL scrambler disabling sequence */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON11, 0x0000);
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON9, 0xcba0);
break;
default:
break;
}
return 0;
}
static int mt_ncp_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc800);
break;
default:
break;
}
return 0;
}
static int mt_dl_gpio_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
playback_gpio_set(priv);
break;
case SND_SOC_DAPM_POST_PMD:
playback_gpio_reset(priv);
break;
default:
break;
}
return 0;
}
static int mt_ul_gpio_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
switch (event) {
case SND_SOC_DAPM_PRE_PMU:
capture_gpio_set(priv);
break;
case SND_SOC_DAPM_POST_PMD:
capture_gpio_reset(priv);
break;
default:
break;
}
return 0;
}
static int mt_dc_trim_event(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol,
int event)
{
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
struct dc_trim_data *dc_trim = &priv->dc_trim;
dev_dbg(priv->dev, "%s(), event = 0x%x, dc_trim->calibrated %u\n",
__func__, event, dc_trim->calibrated);
if (dc_trim->calibrated)
return 0;
kthread_run(dc_trim_thread, priv, "dc_trim_thread");
return 0;
}
/* DAPM Widgets */
static const struct snd_soc_dapm_widget mt6359_dapm_widgets[] = {
/* Global Supply*/
SND_SOC_DAPM_SUPPLY_S("CLK_BUF", SUPPLY_SEQ_CLK_BUF,
MT6359_DCXO_CW12,
RG_XO_AUDIO_EN_M_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("LDO_VAUD18", SUPPLY_SEQ_LDO_VAUD18,
MT6359_LDO_VAUD18_CON0,
RG_LDO_VAUD18_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDGLB", SUPPLY_SEQ_AUD_GLB,
MT6359_AUDDEC_ANA_CON13,
RG_AUDGLB_PWRDN_VA32_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDGLB_VOW", SUPPLY_SEQ_AUD_GLB_VOW,
MT6359_AUDDEC_ANA_CON13,
RG_AUDGLB_LP2_VOW_EN_VA32_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("CLKSQ Audio", SUPPLY_SEQ_CLKSQ,
MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_EN_SFT, 0,
mt_clksq_event,
SND_SOC_DAPM_PRE_PMU),
SND_SOC_DAPM_SUPPLY_S("AUDNCP_CK", SUPPLY_SEQ_TOP_CK,
MT6359_AUD_TOP_CKPDN_CON0,
RG_AUDNCP_CK_PDN_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("ZCD13M_CK", SUPPLY_SEQ_TOP_CK,
MT6359_AUD_TOP_CKPDN_CON0,
RG_ZCD13M_CK_PDN_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUD_CK", SUPPLY_SEQ_TOP_CK_LAST,
MT6359_AUD_TOP_CKPDN_CON0,
RG_AUD_CK_PDN_SFT, 1,
mt_delay_250_event,
SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_SUPPLY_S("AUDIF_CK", SUPPLY_SEQ_TOP_CK,
MT6359_AUD_TOP_CKPDN_CON0,
RG_AUDIF_CK_PDN_SFT, 1, NULL, 0),
/* vow */
SND_SOC_DAPM_SUPPLY_S("VOW_AUD_LPW", SUPPLY_SEQ_VOW_AUD_LPW,
SND_SOC_NOPM, 0, 0,
mt_vow_aud_lpw_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("AUD_VOW", SUPPLY_SEQ_AUD_VOW,
MT6359_AUDENC_ANA_CON23,
RG_AUDIO_VOW_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("VOW_CLK", SUPPLY_SEQ_VOW_CLK,
MT6359_DCXO_CW11,
RG_XO_VOW_EN_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("VOW_DIG_CFG", SUPPLY_SEQ_VOW_DIG_CFG,
MT6359_AUD_TOP_CKPDN_CON0,
RG_VOW13M_CK_PDN_SFT, 1,
mt_vow_digital_cfg_event,
SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_SUPPLY_S("VOW_PERIODIC_CFG", SUPPLY_SEQ_VOW_PERIODIC_CFG,
SND_SOC_NOPM, 0, 0,
mt_vow_periodic_cfg_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* Digital Clock */
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_AFE_CTL", SUPPLY_SEQ_AUD_TOP_LAST,
MT6359_AUDIO_TOP_CON0,
PDN_AFE_CTL_SFT, 1,
mt_delay_250_event,
SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_DAC_CTL", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_DAC_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_ADC_CTL", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_ADC_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_ADDA6_ADC_CTL", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_ADDA6_ADC_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_I2S_DL", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_I2S_DL_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PWR_CLK", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PWR_CLK_DIS_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PDN_AFE_TESTMODEL", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_AFE_TESTMODEL_CTL_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PDN_RESERVED", SUPPLY_SEQ_AUD_TOP,
MT6359_AUDIO_TOP_CON0,
PDN_RESERVED_SFT, 1, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("SDM", SUPPLY_SEQ_DL_SDM,
SND_SOC_NOPM, 0, 0,
mt_sdm_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("SDM_3RD", SUPPLY_SEQ_DL_SDM,
SND_SOC_NOPM, 0, 0,
mt_sdm_3rd_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* ch123 share SDM FIFO CLK */
SND_SOC_DAPM_SUPPLY_S("SDM_FIFO_CLK", SUPPLY_SEQ_DL_SDM_FIFO_CLK,
MT6359_AFUNC_AUD_CON2,
CCI_AFIFO_CLK_PWDB_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("NCP", SUPPLY_SEQ_DL_NCP,
MT6359_AFE_NCP_CFG0,
RG_NCP_ON_SFT, 0,
mt_ncp_event,
SND_SOC_DAPM_PRE_PMU),
SND_SOC_DAPM_SUPPLY("DL Digital Clock", SND_SOC_NOPM,
0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY("DL Digital Clock CH_1_2", SND_SOC_NOPM,
0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY("DL Digital Clock CH_3", SND_SOC_NOPM,
0, 0, NULL, 0),
/* AUDDEC */
SND_SOC_DAPM_SUPPLY_S("AUDDEC_CLK", SUPPLY_SEQ_DEC_CLK,
MT6359_AUDDEC_ANA_CON13,
RG_RSTB_DECODER_VA32_SFT, 0,
NULL, 0),
/* AFE ON */
SND_SOC_DAPM_SUPPLY_S("AFE_ON", SUPPLY_SEQ_AFE,
MT6359_AFE_UL_DL_CON0, AFE_ON_SFT, 0,
NULL, 0),
/* GPIO */
SND_SOC_DAPM_SUPPLY_S("DL_GPIO", SUPPLY_SEQ_DL_GPIO,
SND_SOC_NOPM, 0, 0,
mt_dl_gpio_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("UL_GPIO", SUPPLY_SEQ_UL_GPIO,
SND_SOC_NOPM, 0, 0,
mt_ul_gpio_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* AIF Rx*/
SND_SOC_DAPM_AIF_IN("AIF_RX", "AIF1 Playback", 0,
SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_AIF_IN("AIF2_RX", "AIF2 Playback", 0,
SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_SUPPLY_S("AFE_DL_SRC", SUPPLY_SEQ_DL_SRC,
MT6359_AFE_DL_SRC2_CON0_L,
DL_2_SRC_ON_TMP_CTL_PRE_SFT, 0,
NULL, 0),
/* DL Supply */
SND_SOC_DAPM_SUPPLY("DL Power Supply", SND_SOC_NOPM,
0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("ESD_RESIST", SUPPLY_SEQ_DL_ESD_RESIST,
SND_SOC_NOPM,
0, 0,
mt_esd_resist_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("LDO", SUPPLY_SEQ_DL_LDO,
MT6359_AUDDEC_ANA_CON14,
RG_LCLDO_DEC_EN_VA32_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("LDO_REMOTE", SUPPLY_SEQ_DL_LDO_REMOTE_SENSE,
MT6359_AUDDEC_ANA_CON14,
RG_LCLDO_DEC_REMOTE_SENSE_VA18_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("NV_REGULATOR", SUPPLY_SEQ_DL_NV,
MT6359_AUDDEC_ANA_CON14,
RG_NVREG_EN_VAUDP32_SFT, 0,
mt_delay_100_event, SND_SOC_DAPM_POST_PMU),
SND_SOC_DAPM_SUPPLY_S("IBIST", SUPPLY_SEQ_DL_IBIST,
MT6359_AUDDEC_ANA_CON12,
RG_AUDIBIASPWRDN_VAUDP32_SFT, 1,
NULL, 0),
/* DAC */
SND_SOC_DAPM_MUX("DAC In Mux", SND_SOC_NOPM, 0, 0, &dac_in_mux_control),
SND_SOC_DAPM_DAC("DACL", NULL, SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_DAC("DACR", NULL, SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_DAC("DAC_3RD", NULL, SND_SOC_NOPM, 0, 0),
/* VOW Micbias */
SND_SOC_DAPM_MUX("VOW Micbias Mux", SND_SOC_NOPM, 0, 0, &vow_micbias_mux_control),
/* Headphone */
SND_SOC_DAPM_MUX_E("HPL Mux", SND_SOC_NOPM, 0, 0,
&hpl_in_mux_control,
mt_hp_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_MUX_E("HPR Mux", SND_SOC_NOPM, 0, 0,
&hpr_in_mux_control,
mt_hp_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_SUPPLY("HP_Supply", SND_SOC_NOPM,
0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("HP_PULL_DOWN", SUPPLY_SEQ_HP_PULL_DOWN,
SND_SOC_NOPM,
0, 0,
mt_hp_pull_down_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("HP_MUTE", SUPPLY_SEQ_HP_MUTE,
SND_SOC_NOPM,
0, 0,
mt_hp_mute_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("HP_DAMP", SUPPLY_SEQ_HP_DAMPING_OFF_RESET_CMFB,
SND_SOC_NOPM,
0, 0,
mt_hp_damp_event,
SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("HP_ANA_TRIM", SUPPLY_SEQ_HP_ANA_TRIM,
MT6359_AUDDEC_ANA_CON2,
RG_AUDHPTRIM_EN_VAUDP32_SFT, 0,
mt_hp_ana_trim_event,
SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
/* Receiver */
SND_SOC_DAPM_MUX_E("RCV Mux", SND_SOC_NOPM, 0, 0,
&rcv_in_mux_control,
mt_rcv_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
/* LOL */
SND_SOC_DAPM_MUX_E("LOL Mux", SND_SOC_NOPM, 0, 0,
&lo_in_mux_control,
mt_lo_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
/* Outputs */
SND_SOC_DAPM_OUTPUT("Receiver"),
SND_SOC_DAPM_OUTPUT("Headphone L"),
SND_SOC_DAPM_OUTPUT("Headphone R"),
SND_SOC_DAPM_OUTPUT("Headphone L Ext Spk Amp"),
SND_SOC_DAPM_OUTPUT("Headphone R Ext Spk Amp"),
SND_SOC_DAPM_OUTPUT("LINEOUT L"),
SND_SOC_DAPM_OUTPUT("VOW DSP"),
/* SGEN */
SND_SOC_DAPM_SUPPLY("SGEN DL Enable", MT6359_AFE_SGEN_CFG0,
SGEN_DAC_EN_CTL_SFT, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY("SGEN MUTE", MT6359_AFE_SGEN_CFG0,
SGEN_MUTE_SW_CTL_SFT, 1,
mt_sgen_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY("SGEN DL SRC", MT6359_AFE_DL_SRC2_CON0_L,
DL_2_SRC_ON_TMP_CTL_PRE_SFT, 0, NULL, 0),
/* tricky, same reg/bit as "AIF_RX", reconsider */
SND_SOC_DAPM_INPUT("SGEN DL"),
/* Uplinks */
SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0,
SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0,
SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_SUPPLY_S("ADC_CLKGEN", SUPPLY_SEQ_ADC_CLKGEN,
SND_SOC_NOPM, 0, 0,
mt_adc_clk_gen_event,
SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
SND_SOC_DAPM_SUPPLY_S("DCC_CLK", SUPPLY_SEQ_DCC_CLK,
SND_SOC_NOPM, 0, 0,
mt_dcc_clk_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* Uplinks MUX */
SND_SOC_DAPM_MUX("AIF Out Mux", SND_SOC_NOPM, 0, 0,
&aif_out_mux_control),
SND_SOC_DAPM_MUX("AIF2 Out Mux", SND_SOC_NOPM, 0, 0,
&aif2_out_mux_control),
SND_SOC_DAPM_SUPPLY("AIFTX_Supply", SND_SOC_NOPM, 0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("MTKAIF_TX", SUPPLY_SEQ_UL_MTKAIF,
SND_SOC_NOPM, 0, 0,
mt_mtkaif_tx_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("UL_SRC", SUPPLY_SEQ_UL_SRC,
MT6359_AFE_UL_SRC_CON0_L,
UL_SRC_ON_TMP_CTL_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("UL_SRC_DMIC", SUPPLY_SEQ_UL_SRC_DMIC,
SND_SOC_NOPM, 0, 0,
mt_ul_src_dmic_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("UL_SRC_34", SUPPLY_SEQ_UL_SRC,
MT6359_AFE_ADDA6_UL_SRC_CON0_L,
ADDA6_UL_SRC_ON_TMP_CTL_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("UL_SRC_34_DMIC", SUPPLY_SEQ_UL_SRC_DMIC,
SND_SOC_NOPM, 0, 0,
mt_ul_src_34_dmic_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_MUX("MISO0_MUX", SND_SOC_NOPM, 0, 0, &miso0_mux_control),
SND_SOC_DAPM_MUX("MISO1_MUX", SND_SOC_NOPM, 0, 0, &miso1_mux_control),
SND_SOC_DAPM_MUX("MISO2_MUX", SND_SOC_NOPM, 0, 0, &miso2_mux_control),
SND_SOC_DAPM_MUX("UL_SRC_MUX", SND_SOC_NOPM, 0, 0,
&ul_src_mux_control),
SND_SOC_DAPM_MUX("UL2_SRC_MUX", SND_SOC_NOPM, 0, 0,
&ul2_src_mux_control),
SND_SOC_DAPM_MUX("VOW_UL_SRC_MUX", SND_SOC_NOPM, 0, 0,
&vow_ul_src_mux_control),
SND_SOC_DAPM_MUX("DMIC0_MUX", SND_SOC_NOPM, 0, 0, &dmic0_mux_control),
SND_SOC_DAPM_MUX("DMIC1_MUX", SND_SOC_NOPM, 0, 0, &dmic1_mux_control),
SND_SOC_DAPM_MUX("DMIC2_MUX", SND_SOC_NOPM, 0, 0, &dmic2_mux_control),
SND_SOC_DAPM_MUX("VOW_AMIC0_MUX", SND_SOC_NOPM, 0, 0,
&vow_amic0_mux_control),
SND_SOC_DAPM_MUX("VOW_AMIC1_MUX", SND_SOC_NOPM, 0, 0,
&vow_amic1_mux_control),
SND_SOC_DAPM_MUX_E("ADC_L_Mux", SND_SOC_NOPM, 0, 0,
&adc_left_mux_control, NULL, 0),
SND_SOC_DAPM_MUX_E("ADC_R_Mux", SND_SOC_NOPM, 0, 0,
&adc_right_mux_control, NULL, 0),
SND_SOC_DAPM_MUX_E("ADC_3_Mux", SND_SOC_NOPM, 0, 0,
&adc_3_mux_control, NULL, 0),
SND_SOC_DAPM_ADC("ADC_L", NULL, SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_ADC("ADC_R", NULL, SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_ADC("ADC_3", NULL, SND_SOC_NOPM, 0, 0),
SND_SOC_DAPM_SUPPLY_S("ADC_L_EN", SUPPLY_SEQ_UL_ADC,
MT6359_AUDENC_ANA_CON0,
RG_AUDADCLPWRUP_SFT, 0,
mt_adc_l_event,
SND_SOC_DAPM_POST_PMU),
SND_SOC_DAPM_SUPPLY_S("ADC_R_EN", SUPPLY_SEQ_UL_ADC,
MT6359_AUDENC_ANA_CON1,
RG_AUDADCRPWRUP_SFT, 0,
mt_adc_r_event,
SND_SOC_DAPM_POST_PMU),
SND_SOC_DAPM_SUPPLY_S("ADC_3_EN", SUPPLY_SEQ_UL_ADC,
MT6359_AUDENC_ANA_CON2,
RG_AUDADC3PWRUP_SFT, 0,
mt_adc_3_event,
SND_SOC_DAPM_POST_PMU),
SND_SOC_DAPM_MUX_E("PGA_L_Mux", SND_SOC_NOPM, 0, 0,
&pga_left_mux_control,
mt_pga_l_mux_event,
SND_SOC_DAPM_WILL_PMU),
SND_SOC_DAPM_MUX_E("PGA_R_Mux", SND_SOC_NOPM, 0, 0,
&pga_right_mux_control,
mt_pga_r_mux_event,
SND_SOC_DAPM_WILL_PMU),
SND_SOC_DAPM_MUX_E("PGA_3_Mux", SND_SOC_NOPM, 0, 0,
&pga_3_mux_control,
mt_pga_3_mux_event,
SND_SOC_DAPM_WILL_PMU),
SND_SOC_DAPM_PGA("PGA_L", SND_SOC_NOPM, 0, 0, NULL, 0),
SND_SOC_DAPM_PGA("PGA_R", SND_SOC_NOPM, 0, 0, NULL, 0),
SND_SOC_DAPM_PGA("PGA_3", SND_SOC_NOPM, 0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY_S("PGA_L_EN", SUPPLY_SEQ_UL_PGA,
MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLON_SFT, 0,
mt_pga_l_event,
SND_SOC_DAPM_PRE_PMU |
SND_SOC_DAPM_POST_PMU |
SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("PGA_R_EN", SUPPLY_SEQ_UL_PGA,
MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRON_SFT, 0,
mt_pga_r_event,
SND_SOC_DAPM_PRE_PMU |
SND_SOC_DAPM_POST_PMU |
SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("PGA_3_EN", SUPPLY_SEQ_UL_PGA,
MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3ON_SFT, 0,
mt_pga_3_event,
SND_SOC_DAPM_PRE_PMU |
SND_SOC_DAPM_POST_PMU |
SND_SOC_DAPM_POST_PMD),
/* UL input */
SND_SOC_DAPM_INPUT("AIN0"),
SND_SOC_DAPM_INPUT("AIN1"),
SND_SOC_DAPM_INPUT("AIN2"),
SND_SOC_DAPM_INPUT("AIN3"),
SND_SOC_DAPM_INPUT("VOW_ONLY"),
SND_SOC_DAPM_INPUT("AIN0_DMIC"),
SND_SOC_DAPM_INPUT("AIN2_DMIC"),
SND_SOC_DAPM_INPUT("AIN3_DMIC"),
/* mic bias */
SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_0", SUPPLY_SEQ_MIC_BIAS,
MT6359_AUDENC_ANA_CON15,
RG_AUDPWDBMICBIAS0_SFT, 0,
mt_mic_bias_0_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_1", SUPPLY_SEQ_MIC_BIAS,
MT6359_AUDENC_ANA_CON16,
RG_AUDPWDBMICBIAS1_SFT, 0,
mt_mic_bias_1_event,
SND_SOC_DAPM_PRE_PMU),
SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_2", SUPPLY_SEQ_MIC_BIAS,
MT6359_AUDENC_ANA_CON17,
RG_AUDPWDBMICBIAS2_SFT, 0,
mt_mic_bias_2_event,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
/* dmic */
SND_SOC_DAPM_SUPPLY_S("DMIC_0", SUPPLY_SEQ_DMIC,
MT6359_AUDENC_ANA_CON13,
RG_AUDDIGMICEN_SFT, 0,
NULL, 0),
SND_SOC_DAPM_SUPPLY_S("DMIC_1", SUPPLY_SEQ_DMIC,
MT6359_AUDENC_ANA_CON14,
RG_AUDDIGMIC1EN_SFT, 0,
NULL, 0),
/* DC trim : trigger dc trim flow because set the reg when init_reg */
/* this must be at the last widget */
SND_SOC_DAPM_SUPPLY("DC Trim", MT6359_AUDDEC_ANA_CON8,
RG_AUDTRIMBUF_EN_VAUDP32_SFT, 0,
mt_dc_trim_event, SND_SOC_DAPM_POST_PMD),
/* VOW */
SND_SOC_DAPM_AIF_OUT_E("VOW TX", "VOW Capture", 0,
SND_SOC_NOPM, 0, 0,
mt_vow_out_event,
SND_SOC_DAPM_WILL_PMU |
SND_SOC_DAPM_PRE_PMU |
SND_SOC_DAPM_POST_PMD),
};
static int mt_vow_amic_connect(struct snd_soc_dapm_widget *source,
struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
if ((IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_0]) ||
IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_1]) ||
IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_2])) && priv->vow_enable)
return 1;
else
return 0;
}
static int mt_vow_amic_dcc_connect(struct snd_soc_dapm_widget *source,
struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
if ((IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_0]) ||
IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_1]) ||
IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_2])) && priv->vow_enable)
return 1;
else
return 0;
}
static int mt_dcc_clk_connect(struct snd_soc_dapm_widget *source,
struct snd_soc_dapm_widget *sink)
{
struct snd_soc_dapm_widget *w = sink;
struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
if (IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_0]) ||
IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_1]) ||
IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_2]))
return 1;
else
return 0;
}
static const struct snd_soc_dapm_route mt6359_dapm_routes[] = {
/* Capture */
{"AIFTX_Supply", NULL, "CLK_BUF"},
{"AIFTX_Supply", NULL, "LDO_VAUD18"},
{"AIFTX_Supply", NULL, "AUDGLB"},
{"AIFTX_Supply", NULL, "CLKSQ Audio"},
{"AIFTX_Supply", NULL, "AUD_CK"},
{"AIFTX_Supply", NULL, "AUDIF_CK"},
{"AIFTX_Supply", NULL, "AUDIO_TOP_AFE_CTL"},
{"AIFTX_Supply", NULL, "AUDIO_TOP_PWR_CLK"},
{"AIFTX_Supply", NULL, "AUDIO_TOP_PDN_RESERVED"},
{"AIFTX_Supply", NULL, "AUDIO_TOP_I2S_DL"},
/*
* *_ADC_CTL should enable only if UL_SRC in use,
* but dm ck may be needed even UL_SRC_x not in use
*/
{"AIFTX_Supply", NULL, "AUDIO_TOP_ADC_CTL"},
{"AIFTX_Supply", NULL, "AUDIO_TOP_ADDA6_ADC_CTL"},
{"AIFTX_Supply", NULL, "AFE_ON"},
/* ul ch 12 */
{"AIF1TX", NULL, "AIF Out Mux"},
{"AIF1TX", NULL, "AIFTX_Supply"},
{"AIF1TX", NULL, "UL_GPIO"},
{"AIF1TX", NULL, "MTKAIF_TX"},
{"AIF2TX", NULL, "AIF2 Out Mux"},
{"AIF2TX", NULL, "AIFTX_Supply"},
{"AIF2TX", NULL, "UL_GPIO"},
{"AIF2TX", NULL, "MTKAIF_TX"},
{"AIF Out Mux", "Normal Path", "MISO0_MUX"},
{"AIF Out Mux", "Normal Path", "MISO1_MUX"},
{"AIF2 Out Mux", "Normal Path", "MISO2_MUX"},
{"MISO0_MUX", "UL1_CH1", "UL_SRC_MUX"},
{"MISO0_MUX", "UL1_CH2", "UL_SRC_MUX"},
{"MISO0_MUX", "UL2_CH1", "UL2_SRC_MUX"},
{"MISO0_MUX", "UL2_CH2", "UL2_SRC_MUX"},
{"MISO1_MUX", "UL1_CH1", "UL_SRC_MUX"},
{"MISO1_MUX", "UL1_CH2", "UL_SRC_MUX"},
{"MISO1_MUX", "UL2_CH1", "UL2_SRC_MUX"},
{"MISO1_MUX", "UL2_CH2", "UL2_SRC_MUX"},
{"MISO2_MUX", "UL1_CH1", "UL_SRC_MUX"},
{"MISO2_MUX", "UL1_CH2", "UL_SRC_MUX"},
{"MISO2_MUX", "UL2_CH1", "UL2_SRC_MUX"},
{"MISO2_MUX", "UL2_CH2", "UL2_SRC_MUX"},
{"UL_SRC_MUX", "AMIC", "ADC_L"},
{"UL_SRC_MUX", "AMIC", "ADC_R"},
{"UL_SRC_MUX", "DMIC", "DMIC0_MUX"},
{"UL_SRC_MUX", "DMIC", "DMIC1_MUX"},
{"UL_SRC_MUX", NULL, "UL_SRC"},
{"UL2_SRC_MUX", "AMIC", "ADC_3"},
{"UL2_SRC_MUX", "DMIC", "DMIC2_MUX"},
{"UL2_SRC_MUX", NULL, "UL_SRC_34"},
{"DMIC0_MUX", "DMIC_DATA0", "AIN0_DMIC"},
{"DMIC0_MUX", "DMIC_DATA1_L", "AIN2_DMIC"},
{"DMIC0_MUX", "DMIC_DATA1_L_1", "AIN2_DMIC"},
{"DMIC0_MUX", "DMIC_DATA1_R", "AIN3_DMIC"},
{"DMIC1_MUX", "DMIC_DATA0", "AIN0_DMIC"},
{"DMIC1_MUX", "DMIC_DATA1_L", "AIN2_DMIC"},
{"DMIC1_MUX", "DMIC_DATA1_L_1", "AIN2_DMIC"},
{"DMIC1_MUX", "DMIC_DATA1_R", "AIN3_DMIC"},
{"DMIC2_MUX", "DMIC_DATA0", "AIN0_DMIC"},
{"DMIC2_MUX", "DMIC_DATA1_L", "AIN2_DMIC"},
{"DMIC2_MUX", "DMIC_DATA1_L_1", "AIN2_DMIC"},
{"DMIC2_MUX", "DMIC_DATA1_R", "AIN3_DMIC"},
{"DMIC0_MUX", NULL, "UL_SRC_DMIC"},
{"DMIC1_MUX", NULL, "UL_SRC_DMIC"},
{"DMIC2_MUX", NULL, "UL_SRC_34_DMIC"},
{"AIN0_DMIC", NULL, "DMIC_0"},
{"AIN2_DMIC", NULL, "DMIC_1"},
{"AIN3_DMIC", NULL, "DMIC_1"},
{"AIN2_DMIC", NULL, "MIC_BIAS_2"},
{"AIN3_DMIC", NULL, "MIC_BIAS_2"},
/* adc */
{"ADC_L", NULL, "ADC_L_Mux"},
{"ADC_L", NULL, "ADC_CLKGEN"},
{"ADC_L", NULL, "ADC_L_EN"},
{"ADC_R", NULL, "ADC_R_Mux"},
{"ADC_R", NULL, "ADC_CLKGEN"},
{"ADC_R", NULL, "ADC_R_EN"},
/*
* amic fifo ch1/2 clk from ADC_L,
* enable ADC_L even use ADC_R only
*/
{"ADC_R", NULL, "ADC_L_EN"},
{"ADC_3", NULL, "ADC_3_Mux"},
{"ADC_3", NULL, "ADC_CLKGEN"},
{"ADC_3", NULL, "ADC_3_EN"},
{"ADC_L_Mux", "Left Preamplifier", "PGA_L"},
{"ADC_R_Mux", "Right Preamplifier", "PGA_R"},
{"ADC_3_Mux", "Preamplifier", "PGA_3"},
{"PGA_L", NULL, "PGA_L_Mux"},
{"PGA_L", NULL, "PGA_L_EN"},
{"PGA_R", NULL, "PGA_R_Mux"},
{"PGA_R", NULL, "PGA_R_EN"},
{"PGA_3", NULL, "PGA_3_Mux"},
{"PGA_3", NULL, "PGA_3_EN"},
{"PGA_L", NULL, "DCC_CLK", mt_dcc_clk_connect},
{"PGA_R", NULL, "DCC_CLK", mt_dcc_clk_connect},
{"PGA_3", NULL, "DCC_CLK", mt_dcc_clk_connect},
{"PGA_L_Mux", "AIN0", "AIN0"},
{"PGA_L_Mux", "AIN1", "AIN1"},
{"PGA_R_Mux", "AIN0", "AIN0"},
{"PGA_R_Mux", "AIN2", "AIN2"},
{"PGA_R_Mux", "AIN3", "AIN3"},
{"PGA_3_Mux", "AIN2", "AIN2"},
{"PGA_3_Mux", "AIN3", "AIN3"},
{"AIN0", NULL, "MIC_BIAS_0"},
{"AIN1", NULL, "MIC_BIAS_1"},
{"AIN2", NULL, "MIC_BIAS_0"},
{"AIN2", NULL, "MIC_BIAS_1"},
{"AIN2", NULL, "MIC_BIAS_2"},
{"AIN3", NULL, "MIC_BIAS_2"},
{"VOW DSP", NULL, "VOW Micbias Mux"},
{"VOW Micbias Mux", "Vow_micbias_on", "VOW_ONLY"},
{"VOW_ONLY", NULL, "MIC_BIAS_0"},
{"VOW_ONLY", NULL, "MIC_BIAS_2"},
{"VOW_ONLY", NULL, "AUDGLB"},
/* DL Supply */
{"DL Power Supply", NULL, "CLK_BUF"},
{"DL Power Supply", NULL, "LDO_VAUD18"},
{"DL Power Supply", NULL, "AUDGLB"},
{"DL Power Supply", NULL, "CLKSQ Audio"},
{"DL Power Supply", NULL, "AUDDEC_CLK"},
{"DL Power Supply", NULL, "AUDNCP_CK"},
{"DL Power Supply", NULL, "ZCD13M_CK"},
{"DL Power Supply", NULL, "AUD_CK"},
{"DL Power Supply", NULL, "AUDIF_CK"},
{"DL Power Supply", NULL, "ESD_RESIST"},
{"DL Power Supply", NULL, "LDO"},
{"DL Power Supply", NULL, "LDO_REMOTE"},
{"DL Power Supply", NULL, "NV_REGULATOR"},
{"DL Power Supply", NULL, "IBIST"},
/* DL Digital Supply */
{"DL Digital Clock", NULL, "AUDIO_TOP_AFE_CTL"},
{"DL Digital Clock", NULL, "AUDIO_TOP_DAC_CTL"},
{"DL Digital Clock", NULL, "AUDIO_TOP_PWR_CLK"},
{"DL Digital Clock", NULL, "AUDIO_TOP_PDN_RESERVED"},
{"DL Digital Clock", NULL, "SDM_FIFO_CLK"},
{"DL Digital Clock", NULL, "NCP"},
{"DL Digital Clock", NULL, "AFE_ON"},
{"DL Digital Clock", NULL, "AFE_DL_SRC"},
{"DL Digital Clock CH_1_2", NULL, "DL Digital Clock"},
{"DL Digital Clock CH_1_2", NULL, "SDM"},
{"DL Digital Clock CH_3", NULL, "DL Digital Clock"},
{"DL Digital Clock CH_3", NULL, "SDM_3RD"},
{"AIF_RX", NULL, "DL Digital Clock CH_1_2"},
{"AIF_RX", NULL, "DL_GPIO"},
{"AIF2_RX", NULL, "DL Digital Clock CH_3"},
{"AIF2_RX", NULL, "DL_GPIO"},
/* DL Path */
{"DAC In Mux", "Normal Path", "AIF_RX"},
{"DAC In Mux", "Sgen", "SGEN DL"},
{"SGEN DL", NULL, "SGEN DL SRC"},
{"SGEN DL", NULL, "SGEN MUTE"},
{"SGEN DL", NULL, "SGEN DL Enable"},
{"SGEN DL", NULL, "DL Digital Clock CH_1_2"},
{"SGEN DL", NULL, "DL Digital Clock CH_3"},
{"SGEN DL", NULL, "AUDIO_TOP_PDN_AFE_TESTMODEL"},
{"DACL", NULL, "DAC In Mux"},
{"DACL", NULL, "DL Power Supply"},
{"DACR", NULL, "DAC In Mux"},
{"DACR", NULL, "DL Power Supply"},
/* DAC 3RD */
{"DAC In Mux", "Normal Path", "AIF2_RX"},
{"DAC_3RD", NULL, "DAC In Mux"},
{"DAC_3RD", NULL, "DL Power Supply"},
/* Lineout Path */
{"LOL Mux", "Playback", "DAC_3RD"},
{"LOL Mux", "Playback_L_DAC", "DACL"},
{"LINEOUT L", NULL, "LOL Mux"},
/* Headphone Path */
{"HP_Supply", NULL, "HP_PULL_DOWN"},
{"HP_Supply", NULL, "HP_MUTE"},
{"HP_Supply", NULL, "HP_DAMP"},
{"HP_Supply", NULL, "HP_ANA_TRIM"},
{"HPL Mux", NULL, "HP_Supply"},
{"HPR Mux", NULL, "HP_Supply"},
{"HPL Mux", "Audio Playback", "DACL"},
{"HPR Mux", "Audio Playback", "DACR"},
{"HPL Mux", "HP Impedance", "DACL"},
{"HPR Mux", "HP Impedance", "DACR"},
{"HPL Mux", "LoudSPK Playback", "DACL"},
{"HPR Mux", "LoudSPK Playback", "DACR"},
{"Headphone L", NULL, "HPL Mux"},
{"Headphone R", NULL, "HPR Mux"},
{"Headphone L Ext Spk Amp", NULL, "HPL Mux"},
{"Headphone R Ext Spk Amp", NULL, "HPR Mux"},
/* Receiver Path */
{"RCV Mux", "Voice Playback", "DACL"},
{"Receiver", NULL, "RCV Mux"},
/* VOW */
{"VOW TX", NULL, "VOW_UL_SRC_MUX"},
{"VOW TX", NULL, "CLK_BUF"},
{"VOW TX", NULL, "LDO_VAUD18"},
{"VOW TX", NULL, "AUDGLB"},
{"VOW TX", NULL, "AUDGLB_VOW", mt_vow_amic_connect},
{"VOW TX", NULL, "AUD_CK", mt_vow_amic_connect},
{"VOW TX", NULL, "VOW_AUD_LPW", mt_vow_amic_connect},
{"VOW TX", NULL, "VOW_CLK"},
{"VOW TX", NULL, "AUD_VOW"},
{"VOW TX", NULL, "VOW_DIG_CFG"},
{"VOW TX", NULL, "VOW_PERIODIC_CFG", mt_vow_amic_dcc_connect},
{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC0_MUX"},
{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC1_MUX"},
{"VOW_UL_SRC_MUX", "DMIC", "DMIC0_MUX"},
{"VOW_UL_SRC_MUX", "DMIC", "DMIC1_MUX"},
{"VOW_AMIC0_MUX", "ADC_L", "ADC_L"},
{"VOW_AMIC0_MUX", "ADC_R", "ADC_R"},
{"VOW_AMIC0_MUX", "ADC_T", "ADC_3"},
{"VOW_AMIC1_MUX", "ADC_L", "ADC_L"},
{"VOW_AMIC1_MUX", "ADC_R", "ADC_R"},
{"VOW_AMIC1_MUX", "ADC_T", "ADC_3"},
};
static int mt6359_codec_dai_hw_params(struct snd_pcm_substream *substream,
struct snd_pcm_hw_params *params,
struct snd_soc_dai *dai)
{
struct snd_soc_component *cmpnt = dai->component;
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int rate = params_rate(params);
int id = dai->id;
dev_info(priv->dev, "%s(), id %d, substream->stream %d, rate %d, number %d\n",
__func__,
id,
substream->stream,
rate,
substream->number);
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
priv->dl_rate[id] = rate;
else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
priv->ul_rate[id] = rate;
return 0;
}
static const struct snd_soc_dai_ops mt6359_codec_dai_ops = {
.hw_params = mt6359_codec_dai_hw_params,
};
static int mt6359_codec_dai_vow_hw_params(struct snd_pcm_substream *substream,
struct snd_pcm_hw_params *params,
struct snd_soc_dai *dai)
{
struct snd_soc_component *cmpnt = dai->component;
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int channel = params_channels(params);
dev_info(priv->dev, "%s(), substream->stream %d, channel %d, number %d\n",
__func__,
substream->stream,
channel,
substream->number);
priv->vow_channel = channel;
priv->vow_enable = 1; //enter vow enable flow.
return 0;
}
static const struct snd_soc_dai_ops mt6359_codec_dai_vow_ops = {
.hw_params = mt6359_codec_dai_vow_hw_params,
};
#define MT6359_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S16_BE |\
SNDRV_PCM_FMTBIT_U16_LE | SNDRV_PCM_FMTBIT_U16_BE |\
SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S24_BE |\
SNDRV_PCM_FMTBIT_U24_LE | SNDRV_PCM_FMTBIT_U24_BE |\
SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S32_BE |\
SNDRV_PCM_FMTBIT_U32_LE | SNDRV_PCM_FMTBIT_U32_BE)
static struct snd_soc_dai_driver mt6359_dai_driver[] = {
{
.id = MT6359_AIF_1,
.name = "mt6359-snd-codec-aif1",
.playback = {
.stream_name = "AIF1 Playback",
.channels_min = 1,
.channels_max = 2,
.rates = SNDRV_PCM_RATE_8000_48000 |
SNDRV_PCM_RATE_96000 |
SNDRV_PCM_RATE_192000,
.formats = MT6359_FORMATS,
},
.capture = {
.stream_name = "AIF1 Capture",
.channels_min = 1,
.channels_max = 2,
.rates = SNDRV_PCM_RATE_8000 |
SNDRV_PCM_RATE_16000 |
SNDRV_PCM_RATE_32000 |
SNDRV_PCM_RATE_48000 |
SNDRV_PCM_RATE_96000 |
SNDRV_PCM_RATE_192000,
.formats = MT6359_FORMATS,
},
.ops = &mt6359_codec_dai_ops,
},
{
.id = MT6359_AIF_2,
.name = "mt6359-snd-codec-aif2",
.playback = {
.stream_name = "AIF2 Playback",
.channels_min = 1,
.channels_max = 2,
.rates = SNDRV_PCM_RATE_8000_48000 |
SNDRV_PCM_RATE_96000 |
SNDRV_PCM_RATE_192000,
.formats = MT6359_FORMATS,
},
.capture = {
.stream_name = "AIF2 Capture",
.channels_min = 1,
.channels_max = 2,
.rates = SNDRV_PCM_RATE_8000 |
SNDRV_PCM_RATE_16000 |
SNDRV_PCM_RATE_32000 |
SNDRV_PCM_RATE_48000,
.formats = MT6359_FORMATS,
},
.ops = &mt6359_codec_dai_ops,
},
{
.id = MT6359_AIF_VOW,
.name = "mt6359-snd-codec-vow",
.capture = {
.stream_name = "VOW Capture",
.channels_min = 1,
.channels_max = 2,
.rates = SNDRV_PCM_RATE_16000,
.formats = MT6359_FORMATS,
},
.ops = &mt6359_codec_dai_vow_ops,
},
};
/* trim buffer */
enum {
TRIM_BUF_MUX_OPEN = 0,
TRIM_BUF_MUX_HPL,
TRIM_BUF_MUX_HPR,
TRIM_BUF_MUX_HSP,
TRIM_BUF_MUX_HSN,
TRIM_BUF_MUX_LOLP,
TRIM_BUF_MUX_LOLN,
TRIM_BUF_MUX_AU_REFN,
TRIM_BUF_MUX_AVSS32,
TRIM_BUF_MUX_UNUSED,
};
enum {
TRIM_BUF_GAIN_0DB = 0,
TRIM_BUF_GAIN_6DB,
TRIM_BUF_GAIN_12DB,
TRIM_BUF_GAIN_18DB,
};
enum {
TRIM_STEP0 = 0,
TRIM_STEP1,
TRIM_STEP2,
TRIM_STEP3,
TRIM_STEP_NUM,
};
static void set_trim_buf_in_mux(struct mt6359_priv *priv, int mux)
{
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON8,
RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK_SFT,
mux << RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SFT);
}
static void set_trim_buf_gain(struct mt6359_priv *priv, unsigned int gain)
{
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON8,
RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK_SFT,
gain << RG_AUDTRIMBUF_GAINSEL_VAUDP32_SFT);
}
static void enable_trim_buf(struct mt6359_priv *priv, bool enable)
{
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON8,
RG_AUDTRIMBUF_EN_VAUDP32_MASK_SFT,
(enable ? 1 : 0) << RG_AUDTRIMBUF_EN_VAUDP32_SFT);
}
#if !defined(CONFIG_FPGA_EARLY_PORTING)
static void enable_trim_circuit(struct mt6359_priv *priv, bool enable)
{
if (enable) {
regmap_update_bits(priv->regmap, MT6359_LDO_VAUD18_CON0,
RG_LDO_VAUD18_EN_MASK_SFT,
1 << RG_LDO_VAUD18_EN_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDHPTRIM_EN_VAUDP32_MASK_SFT,
1 << RG_AUDHPTRIM_EN_VAUDP32_SFT);
} else {
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDHPTRIM_EN_VAUDP32_MASK_SFT,
0 << RG_AUDHPTRIM_EN_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_LDO_VAUD18_CON0,
RG_LDO_VAUD18_EN_MASK_SFT,
0 << RG_LDO_VAUD18_EN_SFT);
}
}
static void start_trim_hardware(struct mt6359_priv *priv)
{
dev_info(priv->dev, "%s(), ++\n", __func__);
/* Set playback gpio (mosi/clk/sync) */
playback_gpio_set(priv);
/* Enable AUDGLB */
mt6359_set_aud_global_bias(priv, true);
/* Pull-down HPL/R to AVSS30_AUD */
hp_pull_down(priv, true);
/* XO_AUDIO_EN_M Enable */
mt6359_set_dcxo(priv, true);
/* Enable CLKSQ */
/* audio clk source from internal dcxo */
mt6359_set_clksq(priv, true);
/* Turn on AUDNCP_CLKDIV engine clock */
mt6359_set_topck(priv, true);
usleep_range(250, 270);
/* Audio system digital clock power down release */
regmap_update_bits(priv->regmap, MT6359_AUDIO_TOP_CON0,
0x00ff, 0x0000);
usleep_range(250, 270);
/* sdm audio fifo clock power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0006);
/* scrambler clock on enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xCBA1);
/* sdm power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0003);
/* sdm fifo enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x000B);
/* rg_ncp_ck1_valid_cnt = 7'b1100100 */
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc800);
/* rg_ncp_on = 1'b1 */
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc801);
/* afe enable, dl_lr_swap = 0, ul_lr_swap = 0 */
regmap_update_bits(priv->regmap, MT6359_AFE_UL_DL_CON0,
0xc001, 0x0001);
/* turn on dl */
regmap_write(priv->regmap, MT6359_AFE_DL_SRC2_CON0_L, 0x0001);
/* set DL in normal path, not from sine gen table */
regmap_write(priv->regmap, MT6359_AFE_TOP_CON0, 0x0000);
/* Reduce ESD resistance of AU_REFN */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT,
0x1 << RG_AUDREFN_DERES_EN_VAUDP32_SFT);
/* Select HPR/HPL gain from ZCD gain */
hp_gain_ctl_select(priv, HP_GAIN_CTL_ZCD);
/* Set HPR/HPL gain to -22dB */
regmap_write(priv->regmap, MT6359_ZCD_CON2, DL_GAIN_N_22DB_REG);
usleep_range(250, 270);
/* Enable cap-less LDOs (1.5V) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON14, 0x0005);
/* Enable NV regulator (-1.2V) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON14, 0x0015);
usleep_range(100, 120);
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_HP);
/* Disable HeadphoneL/HeadphoneR short circuit protection */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPLSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDHPLSCDISABLE_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPRSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDHPRSCDISABLE_VAUDP32_SFT);
/* Enable IBIST */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON12, 0x0055);
/* Set HP DR bias current optimization, 001: 5uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11,
DRBIAS_HP_MASK_SFT,
DRBIAS_5UA << DRBIAS_HP_SFT);
/* Set HP & ZCD bias current optimization */
/* 00: ZCD: 3uA, HP/HS/LO: 4uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_ZCD_MASK_SFT,
IBIAS_ZCD_3UA << IBIAS_ZCD_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
IBIAS_HP_MASK_SFT,
IBIAS_4UA << IBIAS_HP_SFT);
/* HP damp circuit enable */
/* Enable HPRN/HPLN output 4K to VCM */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x0087);
/* HP Feedback Cap select 2'b00: 15pF */
/* for >= 96KHz sampling rate: 2'b01: 10.5pF */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON4, 0x0000);
/* Set HPP/N STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON2, 0xf133);
/* Enable HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x000c);
/* Enable HP aux feedback loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x003c);
/* Enable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0c00);
/* Enable HP driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x30c0);
/* Enable HP driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x30f0);
/* Short HP main output to HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x00fc);
/* Increase HP input pair current to HPM step by step */
hp_in_pair_current(priv, true);
/* Enable HP main CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0e00);
/* Disable HP aux CMFB loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0200);
/* Enable HP main output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x00ff);
/* Enable HPR/L main output stage step by step */
hp_main_output_ramp(priv, true);
/* Reduce HP aux feedback loop gain */
hp_aux_feedback_loop_gain_ramp(priv, true);
/* Disable HP aux feedback loop */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77cf);
/* apply volume setting */
headset_volume_ramp(priv,
DL_GAIN_N_22DB,
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL]);
/* Disable HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x77c3);
/* Unshort HP main output to HP aux output stage */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON1, 0x7703);
usleep_range(100, 120);
/* Disable AUD_CLK */
mt6359_set_decoder_clk(priv, false);
/* Disable Audio DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x000f, 0x0000);
/* Disable Audio DAC (3rd DAC) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON7, 0x0000);
usleep_range(100, 120);
/* Disable low-noise mode of DAC */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON9,
0x0001, 0x0000);
/* Switch HPL/HPR MUX to open */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
0x0f00, 0x0000);
/* Disable Pull-down HPL/R to AVSS30_AUD */
hp_pull_down(priv, false);
dev_info(priv->dev, "%s(), --\n", __func__);
}
static void stop_trim_hardware(struct mt6359_priv *priv)
{
dev_info(priv->dev, "%s(), ++\n", __func__);
mtk_hp_disable(priv);
/* Disable IBIST */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON12,
RG_AUDIBIASPWRDN_VAUDP32_MASK_SFT,
0x1 << RG_AUDIBIASPWRDN_VAUDP32_SFT);
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_HP);
/* Disable NV regulator (-1.2V) */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON14,
RG_NVREG_EN_VAUDP32_MASK_SFT, 0x0);
/* Disable cap-less LDOs (1.5V) */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON14, 0x5, 0x0);
/* Disable NCP */
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc800);
/* Set HPL/HPR gain to mute */
regmap_write(priv->regmap, MT6359_ZCD_CON2, DL_GAIN_N_40DB_REG);
/* Disable HP damping circuit & HPN 4K loadreset CMFB PW level */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x0000);
/* Increase ESD resistance of AU_REFN */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT, 0x0);
/* turn off dl */
regmap_update_bits(priv->regmap, MT6359_AFE_DL_SRC2_CON0_L,
DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT, 0x0);
/* afe disable */
regmap_update_bits(priv->regmap, MT6359_AFE_UL_DL_CON0,
AFE_ON_MASK_SFT, 0);
/* sdm fifo disable */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
CCI_AUDIO_FIFO_ENABLE_MASK_SFT, 0);
/* sdm power off */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON2,
CCI_AFIFO_CLK_PWDB_MASK_SFT, 0);
/* scrambler clock on disable */
regmap_update_bits(priv->regmap, MT6359_AFUNC_AUD_CON0,
CCI_SCRAMBLER_EN_MASK_SFT, 0);
/* sdm audio fifo clock power off */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0000);
/* Audio system digital clock power down */
regmap_update_bits(priv->regmap, MT6359_AUDIO_TOP_CON0,
0x00ff, 0x00f5);
usleep_range(250, 270);
/* Turn off AUDNCP_CLKDIV engine clock */
mt6359_set_topck(priv, false);
/* Disable CLKSQ */
mt6359_set_clksq(priv, false);
/* XO_AUDIO_EN_M Disable */
mt6359_set_dcxo(priv, false);
/* Disable Pull-down HPL/R to AVSS30_AUD */
hp_pull_down(priv, false);
/* Disable AUDGLB */
mt6359_set_aud_global_bias(priv, false);
/* Reset playback gpio (mosi/clk/sync) */
playback_gpio_reset(priv);
dev_info(priv->dev, "%s(), --\n", __func__);
}
static int calculate_trim_result(int *on_value, int *off_value,
int trimTime, int discard_num, int useful_num)
{
int i, j, tmp, offset;
/* sort */
for (i = 0; i < trimTime - 1; i++) {
for (j = 0; j < trimTime - 1 - i; j++) {
if (on_value[j] > on_value[j + 1]) {
tmp = on_value[j + 1];
on_value[j + 1] = on_value[j];
on_value[j] = tmp;
}
if (off_value[j] > off_value[j + 1]) {
tmp = off_value[j + 1];
off_value[j + 1] = off_value[j];
off_value[j] = tmp;
}
}
}
/* calculate result */
offset = 0;
for (i = discard_num; i < trimTime - discard_num; i++)
offset += on_value[i] - off_value[i];
return DIV_ROUND_CLOSEST(offset, useful_num);
}
static void get_hp_dctrim_offset(struct mt6359_priv *priv,
int *hpl_trim, int *hpr_trim)
{
#define TRIM_TIMES 26
#define TRIM_DISCARD_NUM 3
#define TRIM_USEFUL_NUM (TRIM_TIMES - (TRIM_DISCARD_NUM * 2))
int on_valueL[TRIM_TIMES], on_valueR[TRIM_TIMES];
int off_valueL[TRIM_TIMES], off_valueR[TRIM_TIMES];
int i;
usleep_range(10 * 1000, 15 * 1000);
regmap_update_bits(priv->regmap, MT6359_AUXADC_CON10,
0x7, AUXADC_AVG_256);
/* set ana_gain as 0DB */
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL] = DL_GAIN_0DB;
/* turn on trim buffer */
start_trim_hardware(priv);
/* l-channel */
/* trimming buffer gain selection 18db*/
set_trim_buf_gain(priv, TRIM_BUF_GAIN_18DB);
/* enable trim buffer */
enable_trim_buf(priv, true);
/* trimming buffer mux selection : HPL */
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_HPL);
/* get buffer on auxadc value */
dev_info(priv->dev, "%s(), get on_valueL\n", __func__);
usleep_range(1 * 1000, 10 * 1000);
for (i = 0; i < TRIM_TIMES; i++)
on_valueL[i] = get_auxadc_audio(priv);
/* trimming buffer mux selection : AU_REFN */
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_AU_REFN);
/* get buffer off auxadc value */
dev_info(priv->dev, "%s(), get off_valueL\n", __func__);
usleep_range(1 * 1000, 10 * 1000);
for (i = 0; i < TRIM_TIMES; i++)
off_valueL[i] = get_auxadc_audio(priv);
/* r-channel */
/* trimming buffer mux selection : HPR */
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_HPR);
/* get buffer on auxadc value */
dev_info(priv->dev, "%s(), get on_valueR\n", __func__);
usleep_range(1 * 1000, 10 * 1000);
for (i = 0; i < TRIM_TIMES; i++)
on_valueR[i] = get_auxadc_audio(priv);
/* trimming buffer mux selection : AU_REFN */
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_AU_REFN);
/* get buffer off auxadc value */
dev_info(priv->dev, "%s(), get off_valueR\n", __func__);
usleep_range(1 * 1000, 10 * 1000);
for (i = 0; i < TRIM_TIMES; i++)
off_valueR[i] = get_auxadc_audio(priv);
/* disable trim buffer */
enable_trim_buf(priv, false);
/* reset trimming buffer mux to OPEN */
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_OPEN);
/* reset trimming buffer gain selection 0db*/
set_trim_buf_gain(priv, TRIM_BUF_GAIN_0DB);
/* turn off trim buffer */
stop_trim_hardware(priv);
*hpl_trim = calculate_trim_result(on_valueL, off_valueL,
TRIM_TIMES, TRIM_DISCARD_NUM,
TRIM_USEFUL_NUM);
*hpr_trim = calculate_trim_result(on_valueR, off_valueR,
TRIM_TIMES, TRIM_DISCARD_NUM,
TRIM_USEFUL_NUM);
dev_info(priv->dev, "%s(), R_offset = %d, L_offset = %d\n",
__func__, *hpr_trim, *hpl_trim);
}
static void update_finetrim_offset(struct mt6359_priv *priv,
int step,
const unsigned int finetrim_code_l,
const unsigned int finetrim_code_r,
int *finetrim_offset_l,
int *finetrim_offset_r)
{
int hpl_offset = 0, hpr_offset = 0;
dev_dbg(priv->dev, "%s(), step%d finetrim_code(L/R) = (0x%x/0x%x)\n",
__func__, step, finetrim_code_l, finetrim_code_r);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT,
finetrim_code_l << RG_AUDHPLFINETRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT,
finetrim_code_r << RG_AUDHPRFINETRIM_VAUDP32_SFT);
get_hp_dctrim_offset(priv, &hpl_offset, &hpr_offset);
*finetrim_offset_l = hpl_offset;
*finetrim_offset_r = hpr_offset;
dev_dbg(priv->dev, "%s(), step%d finetrim_offset(L/R) = (0x%x/0x%x)\n",
__func__, step, *finetrim_offset_l, *finetrim_offset_r);
}
static void update_trim_offset(struct mt6359_priv *priv,
int step,
const unsigned int trim_code_l,
const unsigned int trim_code_r,
int *trim_offset_l,
int *trim_offset_r)
{
int hpl_offset = 0, hpr_offset = 0;
dev_dbg(priv->dev, "%s(), step%d trim_code(L/R) = (0x%x/0x%x)\n",
__func__, step, trim_code_l, trim_code_r);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLTRIM_VAUDP32_MASK_SFT,
trim_code_l << RG_AUDHPLTRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRTRIM_VAUDP32_MASK_SFT,
trim_code_r << RG_AUDHPRTRIM_VAUDP32_SFT);
get_hp_dctrim_offset(priv, &hpl_offset, &hpr_offset);
*trim_offset_l = hpl_offset;
*trim_offset_r = hpr_offset;
dev_dbg(priv->dev, "%s(), step%d trim_offset(L/R) = (0x%x/0x%x)\n",
__func__, step, *trim_offset_l, *trim_offset_r);
}
static unsigned int update_finetrim_code(const unsigned int trim_offset0,
const unsigned int trim_offset1,
const unsigned int trim_offset2)
{
unsigned int ret_finetrim_code = 0;
/* Base on finetrim[0/1/2], choose minimim finetrim_code */
if (trim_offset0 < trim_offset1) {
if (trim_offset0 < trim_offset2)
ret_finetrim_code = 0;
else /* (trim_offset0 >= trim_offset2) */
ret_finetrim_code = 2;
} else { /* (trim_offset0 >= trim_offset1) */
if (trim_offset1 < trim_offset2)
ret_finetrim_code = 1;
else /* (trim_offset1 >= trim_offset2) */
ret_finetrim_code = 2;
}
return ret_finetrim_code;
}
static unsigned int update_trim_code(const bool is_negative,
const int trim_value,
const unsigned int trim_code)
{
unsigned int ret_trim_code;
if (is_negative) { /* value<0, code+1; value>=0, code-1; */
if (trim_code == 0x0 && trim_value >= 0)
ret_trim_code = 0x11;
else if (trim_code == 0xF && trim_value < 0)
ret_trim_code = 0x0F;
else
ret_trim_code = trim_code - (trim_value < 0 ? (-1) : 1);
} else { /* value<0, code-1; value>=0, code+1; */
if (trim_code == 0x10 && trim_value < 0)
ret_trim_code = 0x01;
else if (trim_code == 0x1F && trim_value >= 0)
ret_trim_code = 0x1F;
else
ret_trim_code = trim_code + (trim_value < 0 ? (-1) : 1);
}
return ret_trim_code;
}
static void calculate_lr_finetrim_code(struct mt6359_priv *priv)
{
struct hp_trim_data *hp_trim = &priv->hp_trim_3_pole;
unsigned int reg_value;
int finetrim_l[TRIM_STEP_NUM - 1] = {0, 0, 0};
int finetrim_r[TRIM_STEP_NUM - 1] = {0, 0, 0};
unsigned int finetrim_l_code[TRIM_STEP_NUM - 1] = {0, 0, 0};
unsigned int finetrim_r_code[TRIM_STEP_NUM - 1] = {0, 0, 0};
unsigned int hpl_finetrim_code = 0, hpr_finetrim_code = 0;
unsigned int step = 0;
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON3, &reg_value);
dev_info(priv->dev, "%s(), initial MT6359_AUDDEC_ANA_CON3 = 0x%x\n",
__func__, reg_value);
/* step0 */
finetrim_l_code[0] = 0x0;
finetrim_r_code[0] = 0x0;
update_finetrim_offset(priv, 0,
finetrim_l_code[0], finetrim_r_code[0],
&finetrim_l[0], &finetrim_r[0]);
dev_info(priv->dev, "%s(), step0 finetrim(R/L) = (%d/%d)\n",
__func__, finetrim_r[0], finetrim_l[0]);
/* step1 */
if (finetrim_l[0] < 0)
finetrim_l_code[1] = 0x2;
else /* (finetrim_l[0] >= 0) */
finetrim_l_code[1] = 0x6;
if (finetrim_r[0] < 0)
finetrim_r_code[1] = 0x2;
else /* (finetrim_r[0] >= 0) */
finetrim_r_code[1] = 0x6;
update_finetrim_offset(priv, 1,
finetrim_l_code[1], finetrim_r_code[1],
&finetrim_l[1], &finetrim_r[1]);
dev_info(priv->dev, "%s(), step1 finetrim(R/L) = (%d/%d)\n",
__func__, finetrim_r[1], finetrim_l[1]);
/* step2 */
if (finetrim_l[0] < 0 && finetrim_l[1] < 0)
finetrim_l_code[2] = 0x3;
else if (finetrim_l[0] < 0 && finetrim_l[1] >= 0)
finetrim_l_code[2] = 0x1;
else if (finetrim_l[0] >= 0 && finetrim_l[1] < 0)
finetrim_l_code[2] = 0x7;
else /* (finetrim_l[0] >= 0 && finetrim_l[1] >= 0) */
finetrim_l_code[2] = 0x5;
if (finetrim_r[0] < 0 && finetrim_r[1] < 0)
finetrim_r_code[2] = 0x3;
else if (finetrim_r[0] < 0 && finetrim_r[1] >= 0)
finetrim_r_code[2] = 0x1;
else if (finetrim_r[0] >= 0 && finetrim_r[1] < 0)
finetrim_r_code[2] = 0x7;
else /* (finetrim_r[0] >= 0 && finetrim_r[1] >= 0) */
finetrim_r_code[2] = 0x5;
update_finetrim_offset(priv, 2,
finetrim_l_code[2], finetrim_r_code[2],
&finetrim_l[2], &finetrim_r[2]);
dev_info(priv->dev, "%s(), step2 finetrim(R/L) = (%d/%d)\n",
__func__, finetrim_r[2], finetrim_l[2]);
step = update_finetrim_code(finetrim_l[0],
finetrim_l[1],
finetrim_l[2]);
hpl_finetrim_code = finetrim_l_code[step];
step = update_finetrim_code(finetrim_r[0],
finetrim_r[1],
finetrim_r[2]);
hpr_finetrim_code = finetrim_r_code[step];
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT,
hpl_finetrim_code << RG_AUDHPLFINETRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT,
hpr_finetrim_code << RG_AUDHPRFINETRIM_VAUDP32_SFT);
hp_trim->hp_fine_trim_l = hpl_finetrim_code;
hp_trim->hp_fine_trim_r = hpr_finetrim_code;
dev_info(priv->dev, "%s(), result finetrim_code(R/L) = (0x%x/0x%x)\n",
__func__, hpr_finetrim_code, hpl_finetrim_code);
}
static void calculate_lr_trim_code(struct mt6359_priv *priv)
{
struct hp_trim_data *hp_trim_3_pole = &priv->hp_trim_3_pole;
struct hp_trim_data *hp_trim_4_pole = &priv->hp_trim_4_pole;
int trim_l[TRIM_STEP_NUM] = {0, 0, 0, 0};
int trim_r[TRIM_STEP_NUM] = {0, 0, 0, 0};
unsigned int trim_l_code[TRIM_STEP_NUM] = {0, 0, 0, 0};
unsigned int trim_r_code[TRIM_STEP_NUM] = {0, 0, 0, 0};
unsigned int hpl_trim_code, hpr_trim_code;
bool hpl_negative, hpr_negative;
unsigned int reg_value;
dev_info(priv->dev, "%s(), Start DCtrim Calibrating\n", __func__);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON2, &reg_value);
dev_info(priv->dev, "%s(), initial MT6359_AUDDEC_ANA_CON2 = 0x%x\n",
__func__, reg_value);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT,
0x0 << RG_AUDHPLFINETRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT,
0x0 << RG_AUDHPRFINETRIM_VAUDP32_SFT);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON3, &reg_value);
dev_info(priv->dev, "%s(), initial MT6359_AUDDEC_ANA_CON3 = 0x%x\n",
__func__, reg_value);
/* Start step0, set trim code to 0x0 */
trim_l_code[0] = 0x0;
trim_r_code[0] = 0x0;
update_trim_offset(priv, 0, trim_l_code[0], trim_r_code[0],
&trim_l[0], &trim_r[0]);
dev_info(priv->dev, "%s(), step0 trim_value(R/L) = (%d/%d)\n",
__func__, trim_r[0], trim_l[0]);
if (trim_l[0] == 0 && trim_r[0] == 0) {
hpl_trim_code = trim_l_code[0];
hpr_trim_code = trim_r_code[0];
goto EXIT;
}
/* start step1, set trim code to 0x2 or 0x12 */
if (trim_l[0] < 0) {
hpl_negative = true;
trim_l_code[1] = 0x2;
} else { /* (trim_l[0] >= 0) */
hpl_negative = false;
trim_l_code[0] = 0x10;
trim_l_code[1] = 0x12;
}
if (trim_r[0] < 0) {
hpr_negative = true;
trim_r_code[1] = 0x2;
} else { /* (trim_r[0] >= 0) */
hpr_negative = false;
trim_r_code[0] = 0x10;
trim_r_code[1] = 0x12;
}
update_trim_offset(priv, 1, trim_l_code[1], trim_r_code[1],
&trim_l[1], &trim_r[1]);
dev_info(priv->dev, "%s(), step1 trim_value(R/L) = (%d/%d)\n",
__func__, trim_r[1], trim_l[1]);
if (trim_l[1] == 0 && trim_r[1] == 0) {
hpl_trim_code = trim_l_code[1];
hpr_trim_code = trim_r_code[1];
goto EXIT;
}
/* start step2, calculate approximate solution*/
/* l-channel, find trim offset per trim code step */
trim_l_code[2] = (((abs(trim_l[0]) * 2) /
abs(trim_l[0] - trim_l[1])) + 1) / 2;
trim_l_code[2] = trim_l_code[2] + (trim_l[0] > 0 ? 16 : 0);
if (trim_l_code[2] == 0x10)
trim_l_code[0] = 0x10;
/* r-channel, find trim offset per trim code step */
trim_r_code[2] = (((abs(trim_r[0]) * 2) /
abs(trim_r[0] - trim_r[1])) + 1) / 2;
trim_r_code[2] = trim_r_code[2] + (trim_r[0] > 0 ? 16 : 0);
if (trim_r_code[2] == 0x10)
trim_r_code[0] = 0x10;
update_trim_offset(priv, 2,
trim_l_code[2], trim_r_code[2],
&trim_l[2], &trim_r[2]);
dev_info(priv->dev, "%s(), step2 trim_value(R/L) = (%d/%d)\n",
__func__, trim_r[2], trim_l[2]);
if (trim_l[2] == 0 && trim_r[2] == 0) {
hpl_trim_code = trim_l_code[2];
hpr_trim_code = trim_r_code[2];
goto EXIT;
}
/* start step3, lr-channel fine tune (+1 or -1) */
trim_l_code[3] = update_trim_code(hpl_negative,
trim_l[2], trim_l_code[2]);
trim_r_code[3] = update_trim_code(hpr_negative,
trim_r[2], trim_r_code[2]);
dev_info(priv->dev, "%s(), step3 hp_trim_code(R/L) = (0x%x/0x%x)\n",
__func__, trim_r_code[3], trim_l_code[3]);
if ((trim_l_code[2] != 0x00 && trim_l_code[2] != 0x02 &&
trim_l_code[2] != 0x10 && trim_l_code[2] != 0x12) ||
(trim_r_code[2] != 0x00 && trim_r_code[2] != 0x02 &&
trim_r_code[2] != 0x10 && trim_r_code[2] != 0x12)) {
dev_info(priv->dev, "%s(), need to calculate step4 trim_code\n",
__func__);
update_trim_offset(priv, 3,
trim_l_code[3], trim_r_code[3],
&trim_l[3], &trim_r[3]);
dev_info(priv->dev, "%s(), step3 trim_value(R/L) = (%d/%d)\n",
__func__, trim_r[3], trim_l[3]);
hpl_trim_code = update_trim_code(hpl_negative,
trim_l[3], trim_l_code[3]);
hpr_trim_code = update_trim_code(hpr_negative,
trim_r[3], trim_r_code[3]);
} else {
hpl_trim_code = trim_l_code[3];
hpr_trim_code = trim_r_code[3];
}
EXIT:
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPLTRIM_VAUDP32_MASK_SFT,
hpl_trim_code << RG_AUDHPLTRIM_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON3,
RG_AUDHPRTRIM_VAUDP32_MASK_SFT,
hpr_trim_code << RG_AUDHPRTRIM_VAUDP32_SFT);
hp_trim_3_pole->hp_trim_l = hpl_trim_code;
hp_trim_3_pole->hp_trim_r = hpr_trim_code;
hp_trim_4_pole->hp_trim_l = hpl_trim_code;
hp_trim_4_pole->hp_trim_r = hpr_trim_code;
dev_info(priv->dev, "%s(), result hp_trim_code(R/L) = (0x%x/0x%x)\n",
__func__, hpr_trim_code, hpl_trim_code);
}
#endif
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
static void mic_type_default_init(struct mt6359_priv *priv)
{
if (priv->mux_select[MUX_MIC_TYPE_0] == MIC_TYPE_MUX_DCC)
/* L preamplifier DCCEN */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON0,
RG_AUDPREAMPLDCCEN_MASK_SFT,
0x1 << RG_AUDPREAMPLDCCEN_SFT);
if (priv->mux_select[MUX_MIC_TYPE_1] == MIC_TYPE_MUX_DCC)
/* R preamplifier DCCEN */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON1,
RG_AUDPREAMPRDCCEN_MASK_SFT,
0x1 << RG_AUDPREAMPRDCCEN_SFT);
if (priv->mux_select[MUX_MIC_TYPE_2] == MIC_TYPE_MUX_DCC)
/* 3 preamplifier DCCEN */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON2,
RG_AUDPREAMP3DCCEN_MASK_SFT,
0x1 << RG_AUDPREAMP3DCCEN_SFT);
}
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
static void get_hp_trim_offset(struct mt6359_priv *priv, bool force)
{
#if !defined(CONFIG_FPGA_EARLY_PORTING)
struct dc_trim_data *dc_trim = &priv->dc_trim;
struct hp_trim_data *hp_trim_3_pole = &priv->hp_trim_3_pole;
unsigned int reg_value;
if (dc_trim->calibrated && !force)
return;
dev_info(priv->dev, "%s(), Start DCtrim Calibrating", __func__);
dc_trim->calibrated = true;
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON3, &reg_value);
dev_info(priv->dev, "%s(), initial MT6359_AUDDEC_ANA_CON3 = 0x%x\n",
__func__, reg_value);
dev_info(priv->dev, "%s(), before trim_code R:(0x%x/0x%x), L:(0x%x/0x%x)",
__func__,
hp_trim_3_pole->hp_fine_trim_r, hp_trim_3_pole->hp_trim_r,
hp_trim_3_pole->hp_fine_trim_l, hp_trim_3_pole->hp_trim_l);
enable_trim_circuit(priv, true);
calculate_lr_trim_code(priv);
calculate_lr_finetrim_code(priv);
enable_trim_circuit(priv, false);
dev_info(priv->dev, "%s(), after trim_code R:(0x%x/0x%x), L:(0x%x/0x%x)",
__func__,
hp_trim_3_pole->hp_fine_trim_r, hp_trim_3_pole->hp_trim_r,
hp_trim_3_pole->hp_fine_trim_l, hp_trim_3_pole->hp_trim_l);
#else
dev_info(priv->dev, "%s(), bypass while FPGA", __func__);
#endif
}
static int dc_trim_thread(void *arg)
{
struct mt6359_priv *priv = arg;
get_hp_trim_offset(priv, false);
#ifdef CONFIG_MTK_ACCDET
accdet_late_init(0);
#endif
Import A346BXXU4BWK2 kernel source Android 14
2024-04-28 06:51:13 -07:00
mic_type_default_init(priv);
Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
do_exit(0);
return 0;
}
/* Headphone Impedance Detection */
static int mtk_calculate_impedance_formula(int pcm_offset, int aux_diff)
{
/* The formula is from DE programming guide */
/* should be mantain by pmic owner */
/* R = V /I */
/* V = auxDiff * (1800mv /auxResolution) /TrimBufGain */
/* I = pcmOffset * DAC_constant * Gsdm * Gibuf */
long val = 3600000 / pcm_offset * aux_diff;
return (int)DIV_ROUND_CLOSEST(val, 7832);
}
static int calculate_impedance(struct mt6359_priv *priv,
int dc_init, int dc_input,
short pcm_offset,
const unsigned int detect_times)
{
int dc_value;
int r_tmp = 0;
if (dc_input < dc_init) {
dev_warn(priv->dev, "%s(), Wrong[%d] : dc_input(%d) < dc_init(%d)\n",
__func__, pcm_offset, dc_input, dc_init);
return 0;
}
dc_value = dc_input - dc_init;
r_tmp = mtk_calculate_impedance_formula(pcm_offset, dc_value);
r_tmp = DIV_ROUND_CLOSEST(r_tmp, detect_times);
/* Efuse calibration */
if ((priv->hp_current_calibrate_val != 0) && (r_tmp != 0)) {
dev_info(priv->dev, "%s(), Before Calibration from EFUSE: %d, R: %d\n",
__func__, priv->hp_current_calibrate_val, r_tmp);
r_tmp = DIV_ROUND_CLOSEST(
r_tmp * 128 + priv->hp_current_calibrate_val,
128);
}
dev_dbg(priv->dev, "%s(), pcm_offset %d dcoffset %d detected resistor is %d\n",
__func__, pcm_offset, dc_value, r_tmp);
return r_tmp;
}
#define PARALLEL_OHM 0
static int detect_impedance(struct mt6359_priv *priv)
{
const unsigned int num_detect = 8;
int i;
int dc_sum = 0, detect_sum = 0;
int pick_impedance = 0, impedance = 0, phase_flag = 0;
int cur_dc = 0;
unsigned int value;
/* params by chip */
int auxcable_impedance = 5000;
/* should little lower than auxadc max resolution */
int auxadc_upper_bound = 32630;
/* Dc ramp up and ramp down step */
int dc_step = 96;
/* Phase 0 : high impedance with worst resolution */
int dc_phase0 = 288;
/* Phase 1 : median impedance with normal resolution */
int dc_phase1 = 1440;
/* Phase 2 : low impedance with better resolution */
int dc_phase2 = 6048;
/* Resistance Threshold of phase 2 and phase 1 */
int resistance_1st_threshold = 250;
/* Resistance Threshold of phase 1 and phase 0 */
int resistance_2nd_threshold = 1000;
if (priv->ops.adda_dl_gain_control) {
priv->ops.adda_dl_gain_control(true);
} else {
dev_warn(priv->dev, "%s(), adda_dl_gain_control ops not ready\n",
__func__);
return 0;
}
if (priv->ops.enable_dc_compensation &&
priv->ops.set_lch_dc_compensation &&
priv->ops.set_rch_dc_compensation) {
priv->ops.set_lch_dc_compensation(0);
priv->ops.set_rch_dc_compensation(0);
priv->ops.enable_dc_compensation(true);
} else {
dev_warn(priv->dev, "%s(), dc compensation ops not ready\n",
__func__);
return 0;
}
regmap_update_bits(priv->regmap, MT6359_AUXADC_CON10,
0x7, AUXADC_AVG_64);
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_HPR);
set_trim_buf_gain(priv, TRIM_BUF_GAIN_18DB);
enable_trim_buf(priv, true);
/* set hp gain 0dB */
regmap_update_bits(priv->regmap, MT6359_ZCD_CON2,
RG_AUDHPRGAIN_MASK_SFT,
DL_GAIN_0DB << RG_AUDHPRGAIN_SFT);
regmap_update_bits(priv->regmap, MT6359_ZCD_CON2,
RG_AUDHPLGAIN_MASK_SFT, DL_GAIN_0DB);
for (cur_dc = 0; cur_dc <= dc_phase2; cur_dc += dc_step) {
/* apply dc by dc compensation: 16bit MSB and negative value */
priv->ops.set_lch_dc_compensation(-cur_dc << 16);
priv->ops.set_rch_dc_compensation(-cur_dc << 16);
/* save for DC = 0 offset */
if (cur_dc == 0) {
usleep_range(1 * 1000, 1 * 1000);
dc_sum = 0;
for (i = 0; i < num_detect; i++)
dc_sum += get_auxadc_audio(priv);
if ((dc_sum / num_detect) > auxadc_upper_bound) {
dev_info(priv->dev, "%s(), cur_dc == 0, auxadc value %d > auxadc_upper_bound %d\n",
__func__,
dc_sum / num_detect,
auxadc_upper_bound);
impedance = auxcable_impedance;
break;
}
}
/* start checking */
if (cur_dc == dc_phase0) {
usleep_range(1 * 1000, 1 * 1000);
detect_sum = 0;
detect_sum = get_auxadc_audio(priv);
if ((dc_sum / num_detect) == detect_sum) {
dev_info(priv->dev, "%s(), dc_sum / num_detect %d == detect_sum %d\n",
__func__,
dc_sum / num_detect, detect_sum);
impedance = auxcable_impedance;
break;
}
pick_impedance = calculate_impedance(
priv,
dc_sum / num_detect,
detect_sum, cur_dc, 1);
if (pick_impedance < resistance_1st_threshold) {
phase_flag = 2;
continue;
} else if (pick_impedance < resistance_2nd_threshold) {
phase_flag = 1;
continue;
}
/* Phase 0 : detect range 1kohm to 5kohm impedance */
for (i = 1; i < num_detect; i++)
detect_sum += get_auxadc_audio(priv);
/* if auxadc > 32630 , the hpImpedance is over 5k ohm */
if ((detect_sum / num_detect) > auxadc_upper_bound)
impedance = auxcable_impedance;
else
impedance = calculate_impedance(priv,
dc_sum,
detect_sum,
cur_dc,
num_detect);
break;
}
/* Phase 1 : detect range 250ohm to 1000ohm impedance */
if (phase_flag == 1 && cur_dc == dc_phase1) {
usleep_range(1 * 1000, 1 * 1000);
detect_sum = 0;
for (i = 0; i < num_detect; i++)
detect_sum += get_auxadc_audio(priv);
impedance = calculate_impedance(priv,
dc_sum, detect_sum,
cur_dc, num_detect);
break;
}
/* Phase 2 : detect under 250ohm impedance */
if (phase_flag == 2 && cur_dc == dc_phase2) {
usleep_range(1 * 1000, 1 * 1000);
detect_sum = 0;
for (i = 0; i < num_detect; i++)
detect_sum += get_auxadc_audio(priv);
impedance = calculate_impedance(priv,
dc_sum, detect_sum,
cur_dc, num_detect);
break;
}
usleep_range(1 * 200, 1 * 200);
}
if (PARALLEL_OHM != 0) {
if (impedance < PARALLEL_OHM) {
impedance = DIV_ROUND_CLOSEST(impedance * PARALLEL_OHM,
PARALLEL_OHM - impedance);
} else {
dev_warn(priv->dev, "%s(), PARALLEL_OHM %d <= impedance %d\n",
__func__, PARALLEL_OHM, impedance);
}
}
regmap_read(priv->regmap, MT6359_AUXADC_CON10, &value);
dev_info(priv->dev, "%s(), phase %d [dc,detect]Sum %d times [%d,%d], hp_impedance %d, pick_impedance %d, AUXADC_CON10 0x%x\n",
__func__, phase_flag, num_detect, dc_sum, detect_sum,
impedance, pick_impedance, value);
/* Ramp-Down */
while (cur_dc > 0) {
cur_dc -= dc_step;
/* apply dc by dc compensation: 16bit MSB and negative value */
priv->ops.set_lch_dc_compensation(-cur_dc << 16);
priv->ops.set_rch_dc_compensation(-cur_dc << 16);
usleep_range(1 * 200, 1 * 200);
}
priv->ops.set_lch_dc_compensation(0);
priv->ops.set_rch_dc_compensation(0);
priv->ops.enable_dc_compensation(false);
priv->ops.adda_dl_gain_control(false);
set_trim_buf_in_mux(priv, TRIM_BUF_MUX_OPEN);
enable_trim_buf(priv, false);
return impedance;
}
static int hp_impedance_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
if (priv->dev_counter[DEVICE_HP] <= 0 ||
priv->mux_select[MUX_HP_L] != HP_MUX_HP_IMPEDANCE) {
dev_warn(priv->dev, "%s(), counter %d <= 0 || mux_select[MUX_HP_L] %d != HP_MUX_HP_IMPEDANCE\n",
__func__,
priv->dev_counter[DEVICE_HP],
priv->mux_select[MUX_HP_L]);
ucontrol->value.integer.value[0] = priv->hp_impedance;
return 0;
}
priv->hp_impedance = detect_impedance(priv);
ucontrol->value.integer.value[0] = priv->hp_impedance;
dev_info(priv->dev, "%s(), hp_impedance = %d, efuse = %d\n",
__func__, priv->hp_impedance, priv->hp_current_calibrate_val);
return 0;
}
/* vow control */
static void *get_vow_coeff_by_name(struct mt6359_priv *priv,
const char *name)
{
if (strcmp(name, "Audio VOWCFG0 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg0);
else if (strcmp(name, "Audio VOWCFG1 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg1);
else if (strcmp(name, "Audio VOWCFG2 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg2);
else if (strcmp(name, "Audio VOWCFG3 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg3);
else if (strcmp(name, "Audio VOWCFG4 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg4);
else if (strcmp(name, "Audio VOWCFG5 Data") == 0)
return &(priv->reg_afe_vow_vad_cfg5);
else if (strcmp(name, "Audio_VOW_Periodic") == 0)
return &(priv->reg_afe_vow_periodic);
else if (strcmp(name, "Audio_Vow_SINGLE_MIC_Select") == 0)
return &(priv->vow_single_mic_select);
else if (strcmp(name, "Audio_VOW_Periodic_Param") == 0)
return (void *)&(priv->vow_periodic_param);
else
return NULL;
}
static int audio_vow_cfg_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int *vow_cfg;
vow_cfg = (int *)get_vow_coeff_by_name(priv, kcontrol->id.name);
if (!vow_cfg) {
dev_err(priv->dev, "%s(), vow_cfg == NULL\n", __func__);
return -EINVAL;
}
dev_info(priv->dev, "%s(), %s = 0x%x\n",
__func__, kcontrol->id.name, *vow_cfg);
ucontrol->value.integer.value[0] = *vow_cfg;
return 0;
}
static int audio_vow_cfg_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int index = ucontrol->value.integer.value[0];
int *vow_cfg;
vow_cfg = (int *)get_vow_coeff_by_name(priv, kcontrol->id.name);
if (!vow_cfg) {
dev_err(priv->dev, "%s(), vow_cfg == NULL\n", __func__);
return -EINVAL;
}
dev_info(priv->dev, "%s(), %s = 0x%x\n",
__func__, kcontrol->id.name, index);
*vow_cfg = index;
return 0;
}
static int audio_vow_periodic_parm_get(struct snd_kcontrol *kcontrol,
unsigned int __user *data,
unsigned int size)
{
return 0;
}
static int audio_vow_periodic_parm_set(struct snd_kcontrol *kcontrol,
const unsigned int __user *data,
unsigned int size)
{
int ret = 0;
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
struct mt6359_vow_periodic_on_off_data *vow_param_cfg;
dev_info(priv->dev, "%s(), size = %d\n",
__func__, size);
if (size > sizeof(struct mt6359_vow_periodic_on_off_data))
return -EINVAL;
vow_param_cfg = (struct mt6359_vow_periodic_on_off_data *)
get_vow_coeff_by_name(priv, kcontrol->id.name);
if (copy_from_user(vow_param_cfg, data,
sizeof(struct mt6359_vow_periodic_on_off_data))) {
dev_info(priv->dev, "%s(),Fail copy to user Ptr:%p,r_sz:%zu\n",
__func__,
data,
sizeof(struct mt6359_vow_periodic_on_off_data));
ret = -EFAULT;
}
return ret;
}
/* misc control */
static const char *const off_on_function[] = {"Off", "On"};
static int hp_plugged_in_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
ucontrol->value.integer.value[0] = priv->hp_plugged;
return 0;
}
static int hp_plugged_in_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
dev_warn(priv->dev, "%s(), return -EINVAL\n", __func__);
return -EINVAL;
}
if (ucontrol->value.integer.value[0] == 1) {
priv->dc_trim.mic_vinp_mv = get_accdet_auxadc(priv);
dev_info(priv->dev, "%s(), mic_vinp_mv = %d\n",
__func__, priv->dc_trim.mic_vinp_mv);
}
priv->hp_plugged = ucontrol->value.integer.value[0];
return 0;
}
static int mt6359_codec_debug_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
return 0;
}
static int mt6359_codec_debug_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
unsigned int value;
regmap_read(priv->regmap, MT6359_AUD_TOP_ID, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_REV0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_DBI, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_DXI, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_TPM0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKPDN_TPM0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_TPM1, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKPDN_TPM1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKPDN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKPDN_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKPDN_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKSEL_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKSEL_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKSEL_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKTST_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CKTST_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CLK_HWEN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CLK_HWEN_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_CLK_HWEN_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_RST_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_RST_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_RST_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_BANK_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_RST_BANK_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_MASK_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0_SET, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_MASK_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0_CLR, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_MASK_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_STATUS0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_STATUS0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_RAW_STATUS0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_RAW_STATUS0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MISC_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_INT_MISC_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_MON_CON0, &value);
dev_info(priv->dev, "MT6359_AUD_TOP_MON_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_ID, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_REV0, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_DBI, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_DXI, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_DSN_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_DL_CON0, &value);
dev_info(priv->dev, "MT6359_AFE_UL_DL_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_SRC2_CON0_L, &value);
dev_info(priv->dev, "MT6359_AFE_DL_SRC2_CON0_L = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_SRC_CON0_H, &value);
dev_info(priv->dev, "MT6359_AFE_UL_SRC_CON0_H = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_SRC_CON0_L, &value);
dev_info(priv->dev, "MT6359_AFE_UL_SRC_CON0_L = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_TOP_CON0, &value);
dev_info(priv->dev, "MT6359_AFE_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_TOP_CON0, &value);
dev_info(priv->dev, "MT6359_AUDIO_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MON_DEBUG0, &value);
dev_info(priv->dev, "MT6359_AFE_MON_DEBUG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON0, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON1, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON2, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON3, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON4, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON5, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON6, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_MON0, &value);
dev_info(priv->dev, "MT6359_AFUNC_AUD_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDRC_TUNE_MON0, &value);
dev_info(priv->dev, "MT6359_AUDRC_TUNE_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 = 0x%x\n",
value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON0, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON1, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON2, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_RX_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_RX_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG2, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_RX_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG3, &value);
dev_info(priv->dev, "MT6359_AFE_ADDA_MTKAIF_RX_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_SGEN_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_SGEN_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_SGEN_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_SGEN_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADC_ASYNC_FIFO_CFG, &value);
dev_info(priv->dev, "MT6359_AFE_ADC_ASYNC_FIFO_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DCCLK_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_DCCLK_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DCCLK_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_DCCLK_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_CFG, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP, &value);
dev_info(priv->dev, "MT6359_AFE_AUD_PAD_TOP = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP_MON, &value);
dev_info(priv->dev, "MT6359_AFE_AUD_PAD_TOP_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP_MON1, &value);
dev_info(priv->dev, "MT6359_AFE_AUD_PAD_TOP_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_NLE_CFG, &value);
dev_info(priv->dev, "MT6359_AFE_DL_NLE_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_NLE_MON, &value);
dev_info(priv->dev, "MT6359_AFE_DL_NLE_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_CG_EN_MON, &value);
dev_info(priv->dev, "MT6359_AFE_CG_EN_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MIC_ARRAY_CFG, &value);
dev_info(priv->dev, "MT6359_AFE_MIC_ARRAY_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_CHOP_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_CHOP_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MTKAIF_MUX_CFG, &value);
dev_info(priv->dev, "MT6359_AFE_MTKAIF_MUX_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_ID, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_2ND_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_REV0, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_2ND_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_DBI, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_2ND_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_DXI, &value);
dev_info(priv->dev, "MT6359_AUDIO_DIG_2ND_DSN_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_PMIC_NEWIF_CFG3, &value);
dev_info(priv->dev, "MT6359_AFE_PMIC_NEWIF_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON2, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON3, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON4, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_MON0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TOP_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG2, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG3, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG4, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG5, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG6, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG7, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG8, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG9, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG10, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG11, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG12, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_CFG12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON2, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON3, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON4, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON5, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON6, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON7, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON8, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON9, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON10, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON11, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_VAD_MON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TGEN_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TGEN_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TGEN_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_TGEN_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_HPF_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_HPF_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_HPF_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_HPF_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG2, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG3, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG4, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG5, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG6, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG7, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG8, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG9, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG10, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG11, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG12, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG13, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG14, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG15, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG15 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG16, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG16 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG17, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG17 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG18, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG18 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG19, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG19 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG20, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG20 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG21, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG21 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG22, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG22 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG23, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG23 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG24, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG24 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG25, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG25 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG26, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG26 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG27, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG27 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG28, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG28 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG29, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG29 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG30, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG30 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG31, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG31 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG32, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG32 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG33, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG33 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG34, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG34 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG35, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG35 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG36, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG36 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG37, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG37 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG38, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG38 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG39, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_CFG39 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON0, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON1, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON2, &value);
dev_info(priv->dev, "MT6359_AFE_VOW_PERIODIC_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG0, &value);
dev_info(priv->dev, "MT6359_AFE_NCP_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG1, &value);
dev_info(priv->dev, "MT6359_AFE_NCP_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG2, &value);
dev_info(priv->dev, "MT6359_AFE_NCP_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_ID, &value);
dev_info(priv->dev, "MT6359_AUDENC_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_REV0, &value);
dev_info(priv->dev, "MT6359_AUDENC_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_DBI, &value);
dev_info(priv->dev, "MT6359_AUDENC_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_FPI, &value);
dev_info(priv->dev, "MT6359_AUDENC_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON0, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON1, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON2, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON3, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON4, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON5, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON6, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON7, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON8, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON9, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON10, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON11, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON12, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON13, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON14, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON15, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON15 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON16, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON16 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON17, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON17 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON18, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON18 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON19, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON19 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON20, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON20 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON21, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON21 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON22, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON22 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON23, &value);
dev_info(priv->dev, "MT6359_AUDENC_ANA_CON23 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_ID, &value);
dev_info(priv->dev, "MT6359_AUDDEC_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_REV0, &value);
dev_info(priv->dev, "MT6359_AUDDEC_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_DBI, &value);
dev_info(priv->dev, "MT6359_AUDDEC_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_FPI, &value);
dev_info(priv->dev, "MT6359_AUDDEC_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON0, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON1, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON2, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON3, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON4, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON5, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON6, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON7, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON8, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON9, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON10, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON11, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON12, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON13, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON14, &value);
dev_info(priv->dev, "MT6359_AUDDEC_ANA_CON14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_ID, &value);
dev_info(priv->dev, "MT6359_AUDZCD_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_REV0, &value);
dev_info(priv->dev, "MT6359_AUDZCD_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_DBI, &value);
dev_info(priv->dev, "MT6359_AUDZCD_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_FPI, &value);
dev_info(priv->dev, "MT6359_AUDZCD_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON0, &value);
dev_info(priv->dev, "MT6359_ZCD_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON1, &value);
dev_info(priv->dev, "MT6359_ZCD_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON2, &value);
dev_info(priv->dev, "MT6359_ZCD_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON3, &value);
dev_info(priv->dev, "MT6359_ZCD_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON4, &value);
dev_info(priv->dev, "MT6359_ZCD_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON5, &value);
dev_info(priv->dev, "MT6359_ZCD_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_SMT_CON1, &value);
dev_info(priv->dev, "MT6359_SMT_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_DIR0, &value);
dev_info(priv->dev, "MT6359_GPIO_DIR0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_DIR1, &value);
dev_info(priv->dev, "MT6359_GPIO_DIR1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE2, &value);
dev_info(priv->dev, "MT6359_GPIO_MODE2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE3, &value);
dev_info(priv->dev, "MT6359_GPIO_MODE3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE4, &value);
dev_info(priv->dev, "MT6359_GPIO_MODE4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_TOP_CKPDN_CON0, &value);
dev_info(priv->dev, "MT6359_TOP_CKPDN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_TOP_CKHWEN_CON0, &value);
dev_info(priv->dev, "MT6359_TOP_CKHWEN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DCXO_CW11, &value);
dev_info(priv->dev, "MT6359_DCXO_CW11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DCXO_CW12, &value);
dev_info(priv->dev, "MT6359_DCXO_CW12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_LDO_VAUD18_CON0, &value);
dev_info(priv->dev, "MT6359_LDO_VAUD18_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON0, &value);
dev_info(priv->dev, "MT6359_DRV_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON1, &value);
dev_info(priv->dev, "MT6359_DRV_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON2, &value);
dev_info(priv->dev, "MT6359_DRV_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON3, &value);
dev_info(priv->dev, "MT6359_DRV_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON4, &value);
dev_info(priv->dev, "MT6359_DRV_CON4 = 0x%x\n", value);
return 0;
}
static const char *const rcv_mic_function[] = {"Off", "ACC", "DCC"};
static const struct soc_enum rcv_mic_enum[] = {
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rcv_mic_function), rcv_mic_function),
};
static const struct soc_enum misc_control_enum[] = {
SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(off_on_function), off_on_function),
};
static int mt6359_rcv_dcc_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
/* receiver downlink */
playback_gpio_set(priv);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON13,
RG_AUDGLB_PWRDN_VA32_MASK_SFT, 0x0);
regmap_update_bits(priv->regmap, MT6359_DCXO_CW12,
0x1 << RG_XO_AUDIO_EN_M_SFT,
0x1 << RG_XO_AUDIO_EN_M_SFT);
/* audio clk source from internal dcxo */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_IN_SEL_TEST_MASK_SFT,
0x0);
/* Enable/disable CLKSQ 26MHz */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_EN_MASK_SFT,
1 << RG_CLKSQ_EN_SFT);
regmap_update_bits(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0,
0x66, 0x0);
usleep_range(250, 270);
/* Audio system digital clock power down release */
regmap_update_bits(priv->regmap, MT6359_AUDIO_TOP_CON0,
0x00ff, 0x0000);
usleep_range(250, 270);
/* sdm audio fifo clock power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0006);
/* scrambler clock on enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON0, 0xCBA1);
/* sdm power on */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x0003);
/* sdm fifo enable */
regmap_write(priv->regmap, MT6359_AFUNC_AUD_CON2, 0x000B);
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc800);
regmap_write(priv->regmap, MT6359_AFE_NCP_CFG0, 0xc801);
/* afe enable, dl_lr_swap = 0 */
regmap_update_bits(priv->regmap, MT6359_AFE_UL_DL_CON0,
0xc001, 0x0001);
/* turn on dl */
regmap_write(priv->regmap, MT6359_AFE_DL_SRC2_CON0_L, 0x0001);
/* set DL in normal path, not from sine gen table */
regmap_write(priv->regmap, MT6359_AFE_TOP_CON0, 0x0000);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON2,
RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT,
0x1 << RG_AUDREFN_DERES_EN_VAUDP32_SFT);
usleep_range(250, 270);
/* Enable cap-less LDOs (1.5V) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON14, 0x0005);
/* Enable NV regulator (-1.2V) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON14, 0x0015);
usleep_range(100, 120);
/* Enable AUD_ZCD */
zcd_enable(priv, true, DEVICE_RCV);
/* Disable handset short-circuit protection */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0010);
/* Enable IBIST */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON12, 0x0055);
/* Set HP DR bias current optimization, 010: 6uA */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON11, 0xff80, 0x4900);
/* Set HP & ZCD bias current optimization */
/* 01: ZCD: 4uA, HP/HS/LO: 5uA */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON12, 0x0055);
/* Set HS STB enhance circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0090);
/* Set HS output stage (3'b111 = 8x) */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON10, 0x7000);
/* Enable HS driver bias circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0092);
/* Enable HS driver core circuits */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x0093);
/* Set HS gain to normal gain step by step */
regmap_write(priv->regmap, MT6359_ZCD_CON3, 0x0);
/* Enable AUD_CLK */
mt6359_set_decoder_clk(priv, true);
/* Enable Audio DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON0, 0x0009);
/* Enable low-noise mode of DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON9, 0x0001);
/* Switch HS MUX to audio DAC */
regmap_write(priv->regmap, MT6359_AUDDEC_ANA_CON6, 0x009b);
/* phone mic dcc */
/* Enable audio ADC CLKGEN */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON5, 0x0001);
/* ADC CLK from CLKGEN (13MHz) */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON5, 0x0021);
/* DCC 50k CLK (from 26M) */
regmap_write(priv->regmap, MT6359_AFE_DCCLK_CFG0, 0x2062);
regmap_write(priv->regmap, MT6359_AFE_DCCLK_CFG0, 0x2060);
regmap_write(priv->regmap, MT6359_AFE_DCCLK_CFG0, 0x2061);
regmap_write(priv->regmap, MT6359_AFE_DCCLK_CFG1, 0x0100);
/* phone mic */
/* Enable MICBIAS0, MISBIAS0 = 1P9V */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON15, 0x0021);
/* dcc precharge */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x0004);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x0004);
/* preamplifier input sel, enable pga */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x0045);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x0045);
/* pga gain 18 dB */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x0345);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x0345);
/* preamplifier dcc en */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x0347);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x0347);
/* adc in sel, enable adc */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x5347);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x5347);
usleep_range(100, 120);
/* preamplifier dcc precharge off */
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON1, 0x5343);
regmap_write(priv->regmap, MT6359_AUDENC_ANA_CON0, 0x5343);
/* here to set digital part */
/* set gpio miso mode */
capture_gpio_set(priv);
/* power on clock */
regmap_update_bits(priv->regmap, MT6359_AUDIO_TOP_CON0,
0x00ff, 0x0000);
/* configure ADC setting */
regmap_write(priv->regmap, MT6359_AFE_TOP_CON0, 0x0000);
/* [0] afe enable */
regmap_update_bits(priv->regmap, MT6359_AFE_UL_DL_CON0,
0x0001, 0x0001);
mt6359_mtkaif_tx_enable(priv);
/* UL dmic setting */
regmap_write(priv->regmap, MT6359_AFE_UL_SRC_CON0_H, 0x0000);
/* UL turn on */
regmap_write(priv->regmap, MT6359_AFE_UL_SRC_CON0_L, 0x0001);
return 0;
}
static int mt6359_rcv_dcc_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
return 0;
}
/* vow control */
static const struct snd_kcontrol_new mt6359_snd_vow_controls[] = {
SOC_SINGLE_EXT("Audio VOWCFG0 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio VOWCFG1 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio VOWCFG2 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio VOWCFG3 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio VOWCFG4 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio VOWCFG5 Data",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio_VOW_Periodic",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SOC_SINGLE_EXT("Audio_Vow_SINGLE_MIC_Select",
SND_SOC_NOPM, 0, 0x80000, 0,
audio_vow_cfg_get, audio_vow_cfg_set),
SND_SOC_BYTES_TLV("Audio_VOW_Periodic_Param",
sizeof(struct mt6359_vow_periodic_on_off_data),
audio_vow_periodic_parm_get,
audio_vow_periodic_parm_set),
};
static const struct snd_kcontrol_new mt6359_snd_misc_controls[] = {
SOC_ENUM_EXT("Headphone Plugged In", misc_control_enum[0],
hp_plugged_in_get, hp_plugged_in_set),
SOC_SINGLE_EXT("Audio HP ImpeDance Setting",
SND_SOC_NOPM, 0, 0x10000, 0,
hp_impedance_get, NULL),
SOC_ENUM_EXT("Audio_Codec_Debug_Setting", misc_control_enum[0],
mt6359_codec_debug_get, mt6359_codec_debug_set),
SOC_ENUM_EXT("PMIC_REG_CLEAR", rcv_mic_enum[0],
mt6359_rcv_dcc_get, mt6359_rcv_dcc_set),
SOC_ENUM_EXT("DMic Used", misc_control_enum[0], dmic_used_get, NULL),
};
static int mt6359_codec_init_reg(struct mt6359_priv *priv)
{
int ret = 0;
/* enable clk buf */
regmap_update_bits(priv->regmap, MT6359_DCXO_CW12,
0x1 << RG_XO_AUDIO_EN_M_SFT,
0x1 << RG_XO_AUDIO_EN_M_SFT);
/* set those not controlled by dapm widget */
/* audio clk source from internal dcxo */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON23,
RG_CLKSQ_IN_SEL_TEST_MASK_SFT,
0x0);
/* Disable HeadphoneL/HeadphoneR short circuit protection */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPLSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDHPLSCDISABLE_VAUDP32_SFT);
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON0,
RG_AUDHPRSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDHPRSCDISABLE_VAUDP32_SFT);
/* Disable voice short circuit protection */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON6,
RG_AUDHSSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDHSSCDISABLE_VAUDP32_SFT);
/* disable LO buffer left short circuit protection */
regmap_update_bits(priv->regmap, MT6359_AUDDEC_ANA_CON7,
RG_AUDLOLSCDISABLE_VAUDP32_MASK_SFT,
0x1 << RG_AUDLOLSCDISABLE_VAUDP32_SFT);
/* Set HP_EINT trigger level to 2.0v */
regmap_update_bits(priv->regmap, MT6359_AUDENC_ANA_CON19,
RG_EINTCOMPVTH_MASK_SFT,
0x2 << RG_EINTCOMPVTH_SFT);
/* set gpio */
gpio_smt_set(priv);
gpio_driving_set(priv);
playback_gpio_reset(priv);
capture_gpio_reset(priv);
/* hp gain ctl default choose ZCD */
priv->hp_gain_ctl = HP_GAIN_CTL_ZCD;
hp_gain_ctl_select(priv, priv->hp_gain_ctl);
/* hp hifi mode, default normal mode */
priv->hp_hifi_mode = 0;
/* Disable AUD_ZCD */
zcd_enable(priv, false, DEVICE_HP);
/* disable clk buf */
regmap_update_bits(priv->regmap, MT6359_DCXO_CW12,
0x1 << RG_XO_AUDIO_EN_M_SFT,
0x0);
/* this will trigger dctrim widgat power down event */
enable_trim_buf(priv, true);
return ret;
}
static int get_hp_current_calibrate_val(struct mt6359_priv *priv)
{
int ret = 0;
int value, sign, hpdet_efuse_addr;
#if defined(CONFIG_MTK_PMIC_CHIP_MT6359P)
/* HPDET_COMP[6:0] @ efuse bit 1904 ~ 1910 */
/* HPDET_COMP_SIGN @ efuse bit 1911 */
/* 1904 / 8 = 238 --> 0xee */
hpdet_efuse_addr = 0xee;
#else
/* HPDET_COMP[6:0] @ efuse bit 1792 ~ 1798 */
/* HPDET_COMP_SIGN @ efuse bit 1799 */
/* 1792 / 8 = 224 --> 0xe0 */
hpdet_efuse_addr = 0xe0;
#endif
/* 1. enable efuse ctrl engine clock */
regmap_update_bits(priv->regmap, MT6359_TOP_CKHWEN_CON0, 0x1 << 2, 0x0);
regmap_update_bits(priv->regmap, MT6359_TOP_CKPDN_CON0, 0x1 << 4, 0x0);
/* 2. set RG_OTP_RD_SW */
regmap_update_bits(priv->regmap, MT6359_OTP_CON11, 0x0001, 0x0001);
/* 3. set EFUSE addr */
regmap_update_bits(priv->regmap, MT6359_OTP_CON0,
0xff, hpdet_efuse_addr);
/* 4. Toggle RG_OTP_RD_TRIG */
regmap_read(priv->regmap, MT6359_OTP_CON8, &ret);
if (ret == 0)
regmap_update_bits(priv->regmap, MT6359_OTP_CON8,
0x0001, 0x0001);
else
regmap_update_bits(priv->regmap, MT6359_OTP_CON8,
0x0001, 0x0000);
/* 5. Polling RG_OTP_RD_BUSY */
do {
regmap_read(priv->regmap, MT6359_OTP_CON13, &ret);
ret = ret & 0x0001;
usleep_range(100, 200);
dev_dbg(priv->dev, "%s(), polling MT6359_OTP_CON13 = 0x%x\n",
__func__, ret);
} while (ret == 1);
/* Need to delay at least 1ms for 0xC1A and than can read */
usleep_range(500, 1000);
/* 6. Read RG_OTP_DOUT_SW */
regmap_read(priv->regmap, MT6359_OTP_CON12, &ret);
dev_dbg(priv->dev, "%s(), MT6359_OTP_CON12 = 0x%x\n", __func__, ret);
sign = (ret >> 7) & 0x1;
value = ret & 0x7f;
value = sign ? -value : value;
/* 7. Disables efuse_ctrl egine clock */
regmap_update_bits(priv->regmap, MT6359_OTP_CON11, 0x0001, 0x0000);
regmap_update_bits(priv->regmap, MT6359_TOP_CKPDN_CON0,
0x1 << 4, 0x1 << 4);
regmap_update_bits(priv->regmap, MT6359_TOP_CKHWEN_CON0,
0x1 << 2, 0x1 << 2);
dev_info(priv->dev, "%s(), efuse: %d\n", __func__, value);
return value;
}
static int mt6359_codec_probe(struct snd_soc_component *cmpnt)
{
struct mt6359_priv *priv = snd_soc_component_get_drvdata(cmpnt);
int ret;
snd_soc_component_init_regmap(cmpnt, priv->regmap);
/* add codec controls */
snd_soc_add_component_controls(cmpnt,
mt6359_snd_controls,
ARRAY_SIZE(mt6359_snd_controls));
snd_soc_add_component_controls(cmpnt,
mt6359_snd_ul_controls,
ARRAY_SIZE(mt6359_snd_ul_controls));
snd_soc_add_component_controls(cmpnt,
mt6359_snd_misc_controls,
ARRAY_SIZE(mt6359_snd_misc_controls));
snd_soc_add_component_controls(cmpnt,
mt6359_snd_vow_controls,
ARRAY_SIZE(mt6359_snd_vow_controls));
mt6359_codec_init_reg(priv);
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL] = 8;
priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTR] = 8;
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1] = 3;
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2] = 3;
priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3] = 3;
priv->hp_current_calibrate_val = get_hp_current_calibrate_val(priv);
priv->avdd_reg = devm_regulator_get(priv->dev, "vaud18");
if (IS_ERR(priv->avdd_reg)) {
dev_err(priv->dev, "%s(), have no vaud18 supply", __func__);
return PTR_ERR(priv->avdd_reg);
}
ret = regulator_enable(priv->avdd_reg);
if (ret)
return ret;
return 0;
}
static const struct snd_soc_component_driver mt6359_soc_component_driver = {
.name = CODEC_MT6359_NAME,
.probe = mt6359_codec_probe,
.dapm_widgets = mt6359_dapm_widgets,
.num_dapm_widgets = ARRAY_SIZE(mt6359_dapm_widgets),
.dapm_routes = mt6359_dapm_routes,
.num_dapm_routes = ARRAY_SIZE(mt6359_dapm_routes),
};
#ifdef CONFIG_DEBUG_FS
static void debug_write_reg(struct file *file, void *arg)
{
struct mt6359_priv *priv = file->private_data;
char *token1 = NULL;
char *token2 = NULL;
char *temp = arg;
char delim[] = " ,";
unsigned int reg_addr = 0;
unsigned int reg_value = 0;
int ret = 0;
token1 = strsep(&temp, delim);
token2 = strsep(&temp, delim);
dev_info(priv->dev, "%s(), token1 = %s, token2 = %s, temp = %s\n",
__func__, token1, token2, temp);
if ((token1 != NULL) && (token2 != NULL)) {
ret = kstrtouint(token1, 16, &reg_addr);
ret = kstrtouint(token2, 16, &reg_value);
dev_info(priv->dev, "%s(), reg_addr = 0x%x, reg_value = 0x%x\n",
__func__,
reg_addr, reg_value);
regmap_write(priv->regmap, reg_addr, reg_value);
regmap_read(priv->regmap, reg_addr, &reg_value);
dev_info(priv->dev, "%s(), reg_addr = 0x%x, reg_value = 0x%x\n",
__func__,
reg_addr, reg_value);
} else {
dev_err(priv->dev, "token1 or token2 is NULL!\n");
}
}
static void debug_re_trim_offset(struct file *file,
void *arg __attribute__((unused)))
{
struct mt6359_priv *priv = file->private_data;
dev_info(priv->dev, "%s(), start\n", __func__);
get_hp_trim_offset(priv, true);
dev_info(priv->dev, "%s(), end\n", __func__);
}
static void debug_set_debug_flag(struct file *file, void *arg)
{
struct mt6359_priv *priv = file->private_data;
char *token1 = NULL;
char *temp = arg;
char delim[] = " ,";
int ret = 0;
unsigned int value;
token1 = strsep(&temp, delim);
dev_info(priv->dev, "%s(), token1 = %s, temp = %s\n",
__func__, token1, temp);
if (token1 != NULL) {
ret = kstrtouint(token1, 16, &value);
priv->debug_flag = value;
} else {
dev_warn(priv->dev, "%s(), token1 is NULL!\n", __func__);
}
}
struct command_function {
const char *cmd;
void (*fn)(struct file *file, void *arg);
};
#define CMD_FN(_cmd, _fn) { \
.cmd = _cmd, \
.fn = _fn, \
}
static const struct command_function debug_cmds[] = {
CMD_FN("write_reg", debug_write_reg),
CMD_FN("re_trim_offset", debug_re_trim_offset),
CMD_FN("set_debug_flag", debug_set_debug_flag),
{}
};
static int mt6359_debugfs_open(struct inode *inode, struct file *file)
{
file->private_data = inode->i_private;
return 0;
}
static ssize_t mt6359_debugfs_read(struct file *file, char __user *buf,
size_t count, loff_t *pos)
{
struct mt6359_priv *priv = file->private_data;
const int size = 12288;
char *buffer = NULL; /* for reduce kernel stack */
int n = 0;
unsigned int value;
int ret = 0;
buffer = kmalloc(size, GFP_KERNEL);
if (!buffer)
return -ENOMEM;
n += scnprintf(buffer + n, size - n, "mtkaif_protocol = %d\n",
priv->mtkaif_protocol);
n += scnprintf(buffer + n, size - n, "dc_trim_data:\n");
n += scnprintf(buffer + n, size - n, "\tcalibrated = %d\n",
priv->dc_trim.calibrated);
n += scnprintf(buffer + n, size - n, "\tmic_vinp_mv = %d\n",
priv->dc_trim.mic_vinp_mv);
n += scnprintf(buffer + n, size - n, "\ttrim_code L = 0x%x|0x%x",
priv->hp_trim_3_pole.hp_fine_trim_l,
priv->hp_trim_3_pole.hp_trim_l);
n += scnprintf(buffer + n, size - n, "\ttrim_code R = 0x%x|0x%x\n",
priv->hp_trim_3_pole.hp_fine_trim_r,
priv->hp_trim_3_pole.hp_trim_r);
n += scnprintf(buffer + n, size - n, "codec_ops:\n");
n += scnprintf(buffer + n, size - n, "\tenable_dc_compensation = %p\n",
priv->ops.enable_dc_compensation);
n += scnprintf(buffer + n, size - n, "\tset_lch_dc_compensation = %p\n",
priv->ops.set_lch_dc_compensation);
n += scnprintf(buffer + n, size - n, "\tset_rch_dc_compensation = %p\n",
priv->ops.set_rch_dc_compensation);
n += scnprintf(buffer + n, size - n, "debug_flag = 0x%x\n",
priv->debug_flag);
n += scnprintf(buffer + n, size - n, "hp_impedance = %d\n",
priv->hp_impedance);
n += scnprintf(buffer + n, size - n, "hp_current_calibrate_val = %d\n",
priv->hp_current_calibrate_val);
regmap_read(priv->regmap, MT6359_SMT_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_SMT_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_DIR0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_GPIO_DIR0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_DIR1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_GPIO_DIR1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_GPIO_MODE2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_GPIO_MODE3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_GPIO_MODE4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_GPIO_MODE4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_TOP_CKPDN_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_TOP_CKPDN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_TOP_CKHWEN_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_TOP_CKHWEN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DCXO_CW11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DCXO_CW11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DCXO_CW12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DCXO_CW12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUXADC_CON10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUXADC_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_LDO_VAUD18_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_LDO_VAUD18_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DRV_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DRV_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DRV_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DRV_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_DRV_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_DRV_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_DXI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_TPM0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKPDN_TPM0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_TPM1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKPDN_TPM1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKPDN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKPDN_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKPDN_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKPDN_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKSEL_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKSEL_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKSEL_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKSEL_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CKTST_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CKTST_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CLK_HWEN_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CLK_HWEN_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_CLK_HWEN_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_CLK_HWEN_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_RST_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_RST_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_RST_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_RST_BANK_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_RST_BANK_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_MASK_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0_SET, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_MASK_CON0_SET = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MASK_CON0_CLR, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_MASK_CON0_CLR = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_STATUS0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_STATUS0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_RAW_STATUS0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_RAW_STATUS0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_INT_MISC_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_INT_MISC_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUD_TOP_MON_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUD_TOP_MON_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_DSN_DXI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_DSN_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_DL_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_UL_DL_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_SRC2_CON0_L, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_DL_SRC2_CON0_L = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_SRC_CON0_H, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_UL_SRC_CON0_H = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_UL_SRC_CON0_L, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_UL_SRC_CON0_L = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA6_L_SRC_CON0_H, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA6_L_SRC_CON0_H = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA6_UL_SRC_CON0_L, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA6_UL_SRC_CON0_L = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_TOP_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_TOP_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MON_DEBUG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_MON_DEBUG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_CON12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_CON12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFUNC_AUD_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFUNC_AUD_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDRC_TUNE_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDRC_TUNE_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA6_MTKAIF_MON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA6_MTKAIF_MON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_MON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_MON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_MON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_RX_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_RX_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_RX_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_RX_CFG3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_RX_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_SGEN_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_SGEN_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_SGEN_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_SGEN_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADC_ASYNC_FIFO_CFG, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADC_ASYNC_FIFO_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_ADC_ASYNC_FIFO_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_ADC_ASYNC_FIFO_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DCCLK_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_DCCLK_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DCCLK_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_DCCLK_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_CFG, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_AUD_PAD_TOP = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP_MON, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_AUD_PAD_TOP_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_AUD_PAD_TOP_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_AUD_PAD_TOP_MON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_AUD_PAD_TOP_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_NLE_CFG, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_DL_NLE_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_DL_NLE_MON, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_DL_NLE_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_CG_EN_MON, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_CG_EN_MON = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MIC_ARRAY_CFG, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_MIC_ARRAY_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_CHOP_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_CHOP_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_MTKAIF_MUX_CFG, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_MTKAIF_MUX_CFG = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_2ND_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_2ND_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_2ND_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_2ND_DSN_DXI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_2ND_DSN_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_PMIC_NEWIF_CFG3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_PMIC_NEWIF_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TOP_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TOP_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_CFG12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_CFG12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_VAD_MON11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_VAD_MON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TGEN_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TGEN_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_TGEN_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_TGEN_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_HPF_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_HPF_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_HPF_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_HPF_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_3RD_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_3RD_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_3RD_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_3RD_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_3RD_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_3RD_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDIO_DIG_3RD_DSN_DXI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDIO_DIG_3RD_DSN_DXI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG13, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG14, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG15, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG15 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG16, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG16 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG17, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG17 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG18, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG18 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG19, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG19 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG20, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG20 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG21, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG21 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG22, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG22 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG23, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG23 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG24, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG24 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG25, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG25 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG26, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG26 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG27, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG27 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG28, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG28 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG29, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG29 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG30, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG30 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG31, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG31 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG32, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG32 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG33, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG33 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG34, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG34 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG35, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG35 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG36, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG36 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG37, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG37 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG38, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG38 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_CFG39, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_CFG39 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_MON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_MON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_VOW_PERIODIC_MON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_VOW_PERIODIC_MON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_NCP_CFG0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_NCP_CFG1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AFE_NCP_CFG2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AFE_NCP_CFG2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_DSN_FPI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON13, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON14, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON15, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON15 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON16, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON16 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON17, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON17 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON18, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON18 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON19, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON19 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON20, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON20 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON21, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON21 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON22, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON22 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDENC_ANA_CON23, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDENC_ANA_CON23 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_DSN_FPI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON5 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON6, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON6 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON7, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON7 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON8, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON8 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON9, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON9 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON10, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON10 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON11, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON11 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON12, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON12 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON13, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON13 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDDEC_ANA_CON14, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDDEC_ANA_CON14 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_ID, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDZCD_DSN_ID = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_REV0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDZCD_DSN_REV0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_DBI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDZCD_DSN_DBI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_AUDZCD_DSN_FPI, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_AUDZCD_DSN_FPI = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON0, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON0 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON1, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON1 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON2, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON2 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON3, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON3 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON4, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON4 = 0x%x\n", value);
regmap_read(priv->regmap, MT6359_ZCD_CON5, &value);
n += scnprintf(buffer + n, size - n,
"MT6359_ZCD_CON5 = 0x%x\n", value);
ret = simple_read_from_buffer(buf, count, pos, buffer, n);
kfree(buffer);
return ret;
}
static ssize_t mt6359_debugfs_write(struct file *f, const char __user *buf,
size_t count, loff_t *offset)
{
#define MAX_DEBUG_WRITE_INPUT 256
struct mt6359_priv *priv = f->private_data;
char input[MAX_DEBUG_WRITE_INPUT];
char *temp = NULL;
char *command = NULL;
char *str_begin = NULL;
char delim[] = " ,";
const struct command_function *cf;
if (!count) {
dev_info(priv->dev, "%s(), count is 0, return directly\n",
__func__);
goto exit;
}
if (count > MAX_DEBUG_WRITE_INPUT)
count = MAX_DEBUG_WRITE_INPUT;
memset((void *)input, 0, MAX_DEBUG_WRITE_INPUT);
if (copy_from_user(input, buf, count))
dev_warn(priv->dev, "%s(), copy_from_user fail, count = %zu\n",
__func__, count);
str_begin = kstrndup(input, MAX_DEBUG_WRITE_INPUT - 1,
GFP_KERNEL);
if (!str_begin) {
dev_info(priv->dev, "%s(), kstrdup fail\n", __func__);
goto exit;
}
temp = str_begin;
command = strsep(&temp, delim);
dev_info(priv->dev, "%s(), command %s, content %s\n",
__func__, command, temp);
for (cf = debug_cmds; cf->cmd; cf++) {
if (strcmp(cf->cmd, command) == 0) {
cf->fn(f, temp);
break;
}
}
kfree(str_begin);
exit:
return count;
}
static const struct file_operations mt6359_debugfs_ops = {
.open = mt6359_debugfs_open,
.write = mt6359_debugfs_write,
.read = mt6359_debugfs_read,
};
#endif
#ifndef CONFIG_MTK_PMIC_WRAP
#ifdef CONFIG_MTK_PMIC_WRAP_HAL
static DEFINE_SPINLOCK(ana_set_reg_lock);
#endif
static unsigned int ana_get_reg(unsigned int offset)
{
#ifdef CONFIG_MTK_PMIC_WRAP_HAL
int ret = 0;
unsigned int data = 0;
ret = pwrap_read(offset, &data);
return data;
#else
return 0;
#endif
}
static void ana_set_reg(unsigned int offset,
unsigned int value,
unsigned int mask)
{
#ifdef CONFIG_MTK_PMIC_WRAP_HAL
int ret = 0;
unsigned int reg_value;
unsigned long flags = 0;
spin_lock_irqsave(&ana_set_reg_lock, flags);
reg_value = ana_get_reg(offset);
reg_value &= (~mask);
reg_value |= (value & mask);
ret = pwrap_write(offset, reg_value);
spin_unlock_irqrestore(&ana_set_reg_lock, flags);
reg_value = ana_get_reg(offset);
if ((reg_value & mask) != (value & mask))
pr_warn("%s(), offset 0x%x, mask = 0x%x ret = %d reg_value = 0x%x\n",
__func__, offset, mask, ret, reg_value);
#endif
}
static bool is_writeable_reg(struct device *dev, unsigned int reg)
{
return true;
}
static bool is_volatile_reg(struct device *dev, unsigned int reg)
{
return true;
}
static bool is_readable_reg(struct device *dev, unsigned int reg)
{
switch (reg) {
case MT6359_DRV_CON0:
case MT6359_DRV_CON1:
case MT6359_DRV_CON2:
case MT6359_DRV_CON3:
case MT6359_DRV_CON4:
case MT6359_SMT_CON1:
case MT6359_GPIO_DIR0:
case MT6359_GPIO_DIR1:
case MT6359_GPIO_MODE2:
case MT6359_GPIO_MODE3:
case MT6359_GPIO_MODE4:
case MT6359_TOP_CKPDN_CON0:
case MT6359_TOP_CKHWEN_CON0:
case MT6359_OTP_CON0:
case MT6359_OTP_CON8:
case MT6359_OTP_CON11:
case MT6359_OTP_CON12:
case MT6359_OTP_CON13:
case MT6359_DCXO_CW11:
case MT6359_DCXO_CW12:
case MT6359_AUXADC_CON10:
case MT6359_LDO_VAUD18_CON0:
return true;
default:
break;
};
if (reg >= MT6359_AUD_TOP_ID && reg <= MT6359_ZCD_CON5)
return true;
return false;
}
static int reg_read(void *context, unsigned int reg, unsigned int *val)
{
*val = ana_get_reg(reg);
return 0;
}
static int reg_write(void *context, unsigned int reg, unsigned int val)
{
ana_set_reg(reg, val, 0xffff);
return 0;
}
#define REG_STRIDE 2
static const struct regmap_config mt6359_regmap = {
.reg_bits = 16,
.val_bits = 16,
.reg_stride = REG_STRIDE,
.max_register = MT6359_MAX_REGISTER,
.writeable_reg = is_writeable_reg,
.volatile_reg = is_volatile_reg,
.readable_reg = is_readable_reg,
.reg_read = reg_read,
.reg_write = reg_write,
.cache_type = REGCACHE_NONE,
};
#endif
static int mt6359_parse_dt(struct mt6359_priv *priv)
{
int ret, i;
const int mux_num = 3;
unsigned int mic_type_mux[mux_num];
struct device *dev = priv->dev;
ret = of_property_read_u32(dev->of_node, "mediatek,dmic-mode",
&priv->dmic_one_wire_mode);
if (ret) {
dev_info(dev, "%s() failed to read dmic-mode, default 2 wire\n",
__func__);
priv->dmic_one_wire_mode = 0;
}
ret = of_property_read_u32_array(dev->of_node, "mediatek,mic-type",
mic_type_mux, mux_num);
if (ret) {
dev_info(dev, "%s() failed to read mic-type, default DCC\n",
__func__);
priv->mux_select[MUX_MIC_TYPE_0] = MIC_TYPE_MUX_DCC;
priv->mux_select[MUX_MIC_TYPE_1] = MIC_TYPE_MUX_DCC;
priv->mux_select[MUX_MIC_TYPE_2] = MIC_TYPE_MUX_DCC;
} else {
for (i = MUX_MIC_TYPE_0; i <= MUX_MIC_TYPE_2; ++i)
priv->mux_select[i] = mic_type_mux[i];
}
ret = of_property_read_bool(dev->of_node, "vow_dmic_lp");
if (ret) {
priv->vow_dmic_lp = 1;
} else {
dev_info(dev, "%s() vow_dmic_lp node not exist, default off.\n",
__func__);
priv->vow_dmic_lp = 0;
}
/* get pmic codec auxadc iio channel handler */
priv->codec_auxadc = devm_iio_channel_get(dev, "pmic_hpofs_cal");
ret = PTR_ERR_OR_ZERO(priv->codec_auxadc);
if (ret) {
if (ret != -EPROBE_DEFER)
dev_dbg(dev, "%s(), Error: Get iio ch failed (%d)\n",
__func__, ret);
#ifdef CONFIG_IIO_CHANNEL
return ret;
#endif
}
/* get pmic accdet auxadc iio channel handler */
priv->accdet_auxadc = devm_iio_channel_get(dev, "pmic_accdet");
ret = PTR_ERR_OR_ZERO(priv->accdet_auxadc);
if (ret) {
if (ret != -EPROBE_DEFER)
dev_dbg(dev, "%s(), Error: Get iio ch failed (%d)\n",
__func__, ret);
#ifdef CONFIG_IIO_CHANNEL
return ret;
#endif
}
return 0;
}
static int mt6359_platform_driver_probe(struct platform_device *pdev)
{
struct mt6359_priv *priv;
int ret;
#ifndef CONFIG_MTK_PMIC_WRAP
struct mt6397_chip *mt6397 = dev_get_drvdata(pdev->dev.parent);
#else
struct device_node *pwrap_node;
#endif
priv = devm_kzalloc(&pdev->dev,
sizeof(struct mt6359_priv),
GFP_KERNEL);
if (!priv)
return -ENOMEM;
dev_set_drvdata(&pdev->dev, priv);
priv->dev = &pdev->dev;
#ifndef CONFIG_MTK_PMIC_WRAP
priv->regmap = mt6397->regmap;
#else
pwrap_node = of_parse_phandle(pdev->dev.of_node,
"mediatek,pwrap-regmap", 0);
if (pwrap_node) {
priv->regmap = pwrap_node_to_regmap(pwrap_node);
if (IS_ERR(priv->regmap))
return PTR_ERR(priv->regmap);
} else {
dev_err(&pdev->dev, "get pwrap node fail\n");
return -EINVAL;
}
/* get pmic efuse handler */
priv->hp_efuse = devm_nvmem_device_get(&pdev->dev,
"pmic-hp-efuse");
ret = PTR_ERR_OR_ZERO(priv->hp_efuse);
if (ret) {
if (ret != -EPROBE_DEFER)
dev_err(&pdev->dev, "Error: Get efuse failed (%d)\n",
ret);
#ifdef CONFIG_IIO_CHANNEL
return ret;
#endif
}
#endif
if (IS_ERR(priv->regmap))
return PTR_ERR(priv->regmap);
dev_set_drvdata(&pdev->dev, priv);
priv->dev = &pdev->dev;
#ifdef CONFIG_DEBUG_FS
/* create debugfs file */
priv->debugfs = debugfs_create_file("mtksocanaaudio",
S_IFREG | 0444, NULL,
priv, &mt6359_debugfs_ops);
#endif
ret = mt6359_parse_dt(priv);
if (ret) {
dev_warn(&pdev->dev,
"%s() fail to parse dts: %d\n", __func__, ret);
return ret;
}
dev_info(&pdev->dev, "%s(), dev name %s\n",
__func__, dev_name(&pdev->dev));
ret = devm_snd_soc_register_component(&pdev->dev,
&mt6359_soc_component_driver,
mt6359_dai_driver,
ARRAY_SIZE(mt6359_dai_driver));
dev_info(&pdev->dev, "%s(), ret = %d\n", __func__, ret);
return ret;
}
static int mt6359_platform_driver_remove(struct platform_device *pdev)
{
#ifdef CONFIG_DEBUG_FS
struct mt6359_priv *priv = dev_get_drvdata(&pdev->dev);
dev_info(&pdev->dev, "%s()\n", __func__);
debugfs_remove(priv->debugfs);
#endif
snd_soc_unregister_component(&pdev->dev);
return 0;
}
static const struct of_device_id mt6359_of_match[] = {
{.compatible = "mediatek,mt6359-sound",},
{}
};
MODULE_DEVICE_TABLE(of, mt6359_of_match);
static struct platform_driver mt6359_platform_driver = {
.driver = {
.name = "mt6359-sound",
.of_match_table = mt6359_of_match,
},
.probe = mt6359_platform_driver_probe,
.remove = mt6359_platform_driver_remove,
};
module_platform_driver(mt6359_platform_driver)
/* Module information */
MODULE_DESCRIPTION("MT6359 ALSA SoC codec driver");
MODULE_AUTHOR("KaiChieh Chuang <kaichieh.chuang@mediatek.com>");
MODULE_LICENSE("GPL v2");
Reference in a new issue Copy permalink