242 lines
6.4 KiB
C
242 lines
6.4 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2021 MediaTek Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _MTK_IOMMU_EXT_H_
|
||
|
|
#define _MTK_IOMMU_EXT_H_
|
||
|
|
#include <linux/io.h>
|
||
|
|
#ifdef CONFIG_MTK_AEE_FEATURE
|
||
|
|
#include <aee.h>
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define MTK_IOMMU_PERFORMANCE_IMPROVEMENT
|
||
|
|
#define MMU_INT_REPORT(mmu, mmu_2nd_id, id) \
|
||
|
|
pr_notice( \
|
||
|
|
"iommu%d_%d " #id "(0x%x) int happens!!\n",\
|
||
|
|
mmu, mmu_2nd_id, id)
|
||
|
|
|
||
|
|
#ifdef CONFIG_MTK_AEE_FEATURE
|
||
|
|
#define mmu_aee_print(string, args...) do {\
|
||
|
|
aee_kernel_warning_api(__FILE__, __LINE__, \
|
||
|
|
DB_OPT_MMPROFILE_BUFFER | DB_OPT_DUMP_DISPLAY, \
|
||
|
|
"[MTK_IOMMU]", "error"string, ##args); \
|
||
|
|
pr_info("[MTK_IOMMU] error:"string, ##args); \
|
||
|
|
} while (0)
|
||
|
|
#else
|
||
|
|
#define mmu_aee_print(string, args...) do {\
|
||
|
|
pr_info("[MTK_IOMMU] error:"string, ##args); \
|
||
|
|
} while (0)
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define mmu_seq_print(seq_file, fmt, args...) \
|
||
|
|
do {\
|
||
|
|
if (seq_file)\
|
||
|
|
seq_printf(seq_file, fmt, ##args);\
|
||
|
|
else\
|
||
|
|
pr_notice(fmt, ##args);\
|
||
|
|
} while (0)
|
||
|
|
|
||
|
|
struct IOMMU_PERF_COUNT {
|
||
|
|
unsigned int transaction_cnt;
|
||
|
|
unsigned int main_tlb_miss_cnt;
|
||
|
|
unsigned int pfh_tlb_miss_cnt;
|
||
|
|
unsigned int pfh_cnt;
|
||
|
|
unsigned int rs_perf_cnt;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct mmu_tlb_t {
|
||
|
|
unsigned int tag;
|
||
|
|
unsigned int desc;
|
||
|
|
};
|
||
|
|
|
||
|
|
#if 0
|
||
|
|
struct mmu_pfh_tlb_t {
|
||
|
|
unsigned long va;
|
||
|
|
unsigned long va_msk;
|
||
|
|
char layer;
|
||
|
|
char sec;
|
||
|
|
char pfh;
|
||
|
|
char valid;
|
||
|
|
unsigned int desc[32];
|
||
|
|
int set;
|
||
|
|
int way;
|
||
|
|
int bank;
|
||
|
|
unsigned int page_size;
|
||
|
|
unsigned int tag;
|
||
|
|
};
|
||
|
|
#endif
|
||
|
|
|
||
|
|
extern phys_addr_t mtkfb_get_fb_base(void);
|
||
|
|
size_t mtkfb_get_fb_size(void);
|
||
|
|
int smi_reg_backup_sec(void);
|
||
|
|
int smi_reg_restore_sec(void);
|
||
|
|
|
||
|
|
enum mtk_iommu_callback_ret_t {
|
||
|
|
MTK_IOMMU_CALLBACK_HANDLED,
|
||
|
|
MTK_IOMMU_CALLBACK_NOT_HANDLED,
|
||
|
|
};
|
||
|
|
|
||
|
|
typedef enum mtk_iommu_callback_ret_t (*mtk_iommu_fault_callback_t)(int port,
|
||
|
|
unsigned long mva, void *cb_data);
|
||
|
|
|
||
|
|
int mtk_iommu_register_fault_callback(int port,
|
||
|
|
mtk_iommu_fault_callback_t fn,
|
||
|
|
void *cb_data);
|
||
|
|
int mtk_iommu_unregister_fault_callback(int port);
|
||
|
|
int mtk_iommu_enable_tf(int port, bool fgenable);
|
||
|
|
int mtk_iommu_iova_to_pa(struct device *dev,
|
||
|
|
dma_addr_t iova, unsigned long *pa);
|
||
|
|
int mtk_iommu_iova_to_va(struct device *dev,
|
||
|
|
dma_addr_t iova,
|
||
|
|
unsigned long *map_va,
|
||
|
|
size_t size);
|
||
|
|
|
||
|
|
bool enable_custom_tf_report(void);
|
||
|
|
bool report_custom_iommu_fault(
|
||
|
|
unsigned int m4uid,
|
||
|
|
void __iomem *base,
|
||
|
|
unsigned long fault_iova,
|
||
|
|
unsigned long fault_pa,
|
||
|
|
unsigned int fault_id,
|
||
|
|
bool is_vpu,
|
||
|
|
bool is_sec);
|
||
|
|
|
||
|
|
void report_custom_iommu_leakage(char *port_name,
|
||
|
|
unsigned int size);
|
||
|
|
|
||
|
|
void report_custom_config_port(char *port_name,
|
||
|
|
char *err_name,
|
||
|
|
unsigned int portid);
|
||
|
|
|
||
|
|
void mtk_iommu_debug_init(void);
|
||
|
|
void mtk_iommu_debug_reset(void);
|
||
|
|
|
||
|
|
#define DOMAIN_NUM (1 << \
|
||
|
|
(CONFIG_MTK_IOMMU_PGTABLE_EXT - 32))
|
||
|
|
|
||
|
|
enum ION_M4U_DOMAIN {
|
||
|
|
DOMAIN_OF_4GB,
|
||
|
|
#if (DOMAIN_NUM > 1)
|
||
|
|
DOMAIN_OF_8GB,
|
||
|
|
#endif
|
||
|
|
#if (DOMAIN_NUM > 2)
|
||
|
|
DOMAIN_OF_12GB,
|
||
|
|
#endif
|
||
|
|
#if (DOMAIN_NUM > 3)
|
||
|
|
DOMAIN_OF_16GB,
|
||
|
|
#endif
|
||
|
|
#if (DOMAIN_NUM > 4)
|
||
|
|
DOMAIN_OF_32GB,
|
||
|
|
#endif
|
||
|
|
#if (DOMAIN_NUM > 5)
|
||
|
|
DOMAIN_OF_64GB,
|
||
|
|
#endif
|
||
|
|
};
|
||
|
|
|
||
|
|
enum IOMMU_PROFILE_TYPE {
|
||
|
|
IOMMU_ALLOC = 0,
|
||
|
|
IOMMU_DEALLOC,
|
||
|
|
IOMMU_MAP,
|
||
|
|
IOMMU_UNMAP,
|
||
|
|
IOMMU_EVENT_MAX,
|
||
|
|
};
|
||
|
|
|
||
|
|
void mtk_iommu_trace_map(unsigned long orig_iova,
|
||
|
|
phys_addr_t orig_pa,
|
||
|
|
size_t size);
|
||
|
|
void mtk_iommu_trace_unmap(unsigned long orig_iova,
|
||
|
|
size_t size,
|
||
|
|
size_t unmapped);
|
||
|
|
void mtk_iommu_trace_log(int event,
|
||
|
|
unsigned long data1,
|
||
|
|
unsigned long data2,
|
||
|
|
unsigned long data3);
|
||
|
|
|
||
|
|
void mtk_iommu_log_dump(void *seq_file);
|
||
|
|
int m4u_user2kernel_port(int userport);
|
||
|
|
|
||
|
|
int mtk_iommu_get_pgtable_base_addr(unsigned long *pgd_pa);
|
||
|
|
int mtk_iommu_port_clock_switch(unsigned int port, bool enable);
|
||
|
|
int mtk_iommu_larb_clock_switch(unsigned int larb, bool enable);
|
||
|
|
unsigned int mtk_get_iommu_index(unsigned int larb);
|
||
|
|
char *iommu_get_port_name(int port);
|
||
|
|
int mtk_iommu_get_larb_port(unsigned int tf_id, unsigned int m4uid,
|
||
|
|
unsigned int *larb, unsigned int *port);
|
||
|
|
int mtk_iommu_switch_acp(struct device *dev,
|
||
|
|
unsigned long iova, size_t size, bool is_acp);
|
||
|
|
#if 0
|
||
|
|
void mtk_smi_larb_put(struct device *larbdev);
|
||
|
|
int mtk_smi_larb_ready(int larbid);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
struct mau_config_info {
|
||
|
|
int m4u_id;
|
||
|
|
int slave;
|
||
|
|
int mau;
|
||
|
|
unsigned int start;
|
||
|
|
unsigned int end;
|
||
|
|
unsigned int port_mask;
|
||
|
|
unsigned int larb_mask;
|
||
|
|
unsigned int wr;/* 1:w, 0:R */
|
||
|
|
unsigned int virt; /* 1:mva, 0:pa */
|
||
|
|
unsigned int io; /* 1:output, 0:input */
|
||
|
|
unsigned int start_bit32; /* :1; */
|
||
|
|
unsigned int end_bit32; /* :1; */
|
||
|
|
};
|
||
|
|
|
||
|
|
int mau_start_monitor(unsigned int m4u_id, unsigned int slave,
|
||
|
|
unsigned int mau,
|
||
|
|
struct mau_config_info *mau_info);
|
||
|
|
void mau_stop_monitor(unsigned int m4u_id, unsigned int slave,
|
||
|
|
unsigned int mau, bool force);
|
||
|
|
int mau_get_config_info(struct mau_config_info *cfg);
|
||
|
|
int iommu_perf_monitor_start(int m4u_id);
|
||
|
|
int iommu_perf_monitor_stop(int m4u_id);
|
||
|
|
void iommu_perf_print_counter(int m4u_index,
|
||
|
|
int m4u_slave_id, const char *msg);
|
||
|
|
char *mtk_iommu_get_vpu_port_name(unsigned int tf_id);
|
||
|
|
char *mtk_iommu_get_mm_port_name(unsigned int m4uid,
|
||
|
|
unsigned int tf_id);
|
||
|
|
int mtk_dump_main_tlb(int m4u_id, int m4u_slave_id,
|
||
|
|
struct seq_file *s);
|
||
|
|
int mtk_dump_pfh_tlb(int m4u_id,
|
||
|
|
struct seq_file *s);
|
||
|
|
int mtk_dump_victim_tlb(int m4u_id,
|
||
|
|
struct seq_file *s);
|
||
|
|
int mtk_iommu_dump_reg(int m4u_index, unsigned int start,
|
||
|
|
unsigned int end, char *user);
|
||
|
|
int mtk_iommu_get_boundary_id(struct device *dev);
|
||
|
|
int mtk_iommu_get_iova_space(struct device *dev,
|
||
|
|
unsigned long *base, unsigned long *max,
|
||
|
|
int *owner, struct list_head *list);
|
||
|
|
void mtk_iommu_put_iova_space(struct device *dev,
|
||
|
|
struct list_head *list);
|
||
|
|
void mtk_iommu_dump_iova_space(unsigned long target);
|
||
|
|
unsigned int mtk_iommu_get_larb_port_count(unsigned int larb);
|
||
|
|
int mtk_iommu_atf_call(unsigned int cmd, unsigned int m4u_id,
|
||
|
|
unsigned int bank);
|
||
|
|
#ifndef SMI_LARB_SEC_CON_EN
|
||
|
|
#if 0
|
||
|
|
int mtk_iommu_set_sec_larb(int larb, int port,
|
||
|
|
int sec_en, int dom);
|
||
|
|
#endif
|
||
|
|
int mtk_iommu_dump_sec_larb(int larb, int port);
|
||
|
|
#endif
|
||
|
|
int mtk_switch_secure_debug_func(unsigned int m4u_id, bool enable);
|
||
|
|
void mtk_iommu_atf_test(unsigned int m4u_id, unsigned int cmd);
|
||
|
|
bool mtk_dev_is_size_alignment(struct device *dev);
|
||
|
|
char *mtk_iommu_get_port_name(unsigned int m4u_id,
|
||
|
|
unsigned int tf_id);
|
||
|
|
int __mtk_dump_reg_for_hang_issue(unsigned int m4u_id,
|
||
|
|
struct seq_file *s);
|
||
|
|
void mtk_dump_reg_for_hang_issue(unsigned int type);
|
||
|
|
void mtk_iommu_switch_tf_test(bool enable, const char *msg);
|
||
|
|
int mtk_iommu_power_switch_by_id(unsigned int m4uid,
|
||
|
|
bool enable, char *master);
|
||
|
|
unsigned int mtk_iommu_power_support(void);
|
||
|
|
void mtk_iommu_tlb_flush_all(void *cookie);
|
||
|
|
int mtk_iommu_get_port_id(struct device *dev);
|
||
|
|
#endif
|