206 lines
5.4 KiB
C
206 lines
5.4 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2021 MediaTek Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _bq24196_SW_H_
|
||
|
|
#define _bq24196_SW_H_
|
||
|
|
|
||
|
|
#ifndef BATTERY_BOOL
|
||
|
|
#define BATTERY_BOOL
|
||
|
|
enum {
|
||
|
|
KAL_FALSE = 0,
|
||
|
|
KAL_TRUE = 1,
|
||
|
|
} kal_bool;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define bq24196_CON0 0x00
|
||
|
|
#define bq24196_CON1 0x01
|
||
|
|
#define bq24196_CON2 0x02
|
||
|
|
#define bq24196_CON3 0x03
|
||
|
|
#define bq24196_CON4 0x04
|
||
|
|
#define bq24196_CON5 0x05
|
||
|
|
#define bq24196_CON6 0x06
|
||
|
|
#define bq24196_CON7 0x07
|
||
|
|
#define bq24196_CON8 0x08
|
||
|
|
#define bq24196_CON9 0x09
|
||
|
|
#define bq24196_CON10 0x0A
|
||
|
|
|
||
|
|
/**********************************************************
|
||
|
|
*
|
||
|
|
* [MASK/SHIFT]
|
||
|
|
*
|
||
|
|
*********************************************************/
|
||
|
|
/*CON0*/
|
||
|
|
#define CON0_EN_HIZ_MASK 0x01
|
||
|
|
#define CON0_EN_HIZ_SHIFT 7
|
||
|
|
|
||
|
|
#define CON0_VINDPM_MASK 0x0F
|
||
|
|
#define CON0_VINDPM_SHIFT 3
|
||
|
|
|
||
|
|
#define CON0_IINLIM_MASK 0x07
|
||
|
|
#define CON0_IINLIM_SHIFT 0
|
||
|
|
|
||
|
|
/*CON1*/
|
||
|
|
#define CON1_REG_RST_MASK 0x01
|
||
|
|
#define CON1_REG_RST_SHIFT 7
|
||
|
|
|
||
|
|
#define CON1_WDT_RST_MASK 0x01
|
||
|
|
#define CON1_WDT_RST_SHIFT 6
|
||
|
|
|
||
|
|
#define CON1_CHG_CONFIG_MASK 0x03
|
||
|
|
#define CON1_CHG_CONFIG_SHIFT 4
|
||
|
|
|
||
|
|
#define CON1_SYS_MIN_MASK 0x07
|
||
|
|
#define CON1_SYS_MIN_SHIFT 1
|
||
|
|
|
||
|
|
#define CON1_BOOST_LIM_MASK 0x01
|
||
|
|
#define CON1_BOOST_LIM_SHIFT 0
|
||
|
|
|
||
|
|
/*CON2*/
|
||
|
|
#define CON2_ICHG_MASK 0x3F
|
||
|
|
#define CON2_ICHG_SHIFT 2
|
||
|
|
|
||
|
|
#define CON2_FORCE_20PCT_MASK 0x1
|
||
|
|
#define CON2_FORCE_20PCT_SHIFT 0
|
||
|
|
|
||
|
|
/*CON3*/
|
||
|
|
#define CON3_IPRECHG_MASK 0x0F
|
||
|
|
#define CON3_IPRECHG_SHIFT 4
|
||
|
|
|
||
|
|
#define CON3_ITERM_MASK 0x0F
|
||
|
|
#define CON3_ITERM_SHIFT 0
|
||
|
|
|
||
|
|
/*CON4*/
|
||
|
|
#define CON4_VREG_MASK 0x3F
|
||
|
|
#define CON4_VREG_SHIFT 2
|
||
|
|
|
||
|
|
#define CON4_BATLOWV_MASK 0x01
|
||
|
|
#define CON4_BATLOWV_SHIFT 1
|
||
|
|
|
||
|
|
#define CON4_VRECHG_MASK 0x01
|
||
|
|
#define CON4_VRECHG_SHIFT 0
|
||
|
|
|
||
|
|
/*CON5*/
|
||
|
|
#define CON5_EN_TERM_MASK 0x01
|
||
|
|
#define CON5_EN_TERM_SHIFT 7
|
||
|
|
|
||
|
|
#define CON5_TERM_STAT_MASK 0x01
|
||
|
|
#define CON5_TERM_STAT_SHIFT 6
|
||
|
|
|
||
|
|
#define CON5_WATCHDOG_MASK 0x03
|
||
|
|
#define CON5_WATCHDOG_SHIFT 4
|
||
|
|
|
||
|
|
#define CON5_EN_TIMER_MASK 0x01
|
||
|
|
#define CON5_EN_TIMER_SHIFT 3
|
||
|
|
|
||
|
|
#define CON5_CHG_TIMER_MASK 0x03
|
||
|
|
#define CON5_CHG_TIMER_SHIFT 1
|
||
|
|
|
||
|
|
/*CON6*/
|
||
|
|
#define CON6_TREG_MASK 0x03
|
||
|
|
#define CON6_TREG_SHIFT 0
|
||
|
|
|
||
|
|
/*CON7*/
|
||
|
|
#define CON7_TMR2X_EN_MASK 0x01
|
||
|
|
#define CON7_TMR2X_EN_SHIFT 6
|
||
|
|
|
||
|
|
#define CON7_BATFET_Disable_MASK 0x01
|
||
|
|
#define CON7_BATFET_Disable_SHIFT 5
|
||
|
|
|
||
|
|
#define CON7_INT_MASK_MASK 0x03
|
||
|
|
#define CON7_INT_MASK_SHIFT 0
|
||
|
|
|
||
|
|
/*CON8*/
|
||
|
|
#define CON8_VBUS_STAT_MASK 0x03
|
||
|
|
#define CON8_VBUS_STAT_SHIFT 6
|
||
|
|
|
||
|
|
#define CON8_CHRG_STAT_MASK 0x03
|
||
|
|
#define CON8_CHRG_STAT_SHIFT 4
|
||
|
|
|
||
|
|
#define CON8_DPM_STAT_MASK 0x01
|
||
|
|
#define CON8_DPM_STAT_SHIFT 3
|
||
|
|
|
||
|
|
#define CON8_PG_STAT_MASK 0x01
|
||
|
|
#define CON8_PG_STAT_SHIFT 2
|
||
|
|
|
||
|
|
#define CON8_THERM_STAT_MASK 0x01
|
||
|
|
#define CON8_THERM_STAT_SHIFT 1
|
||
|
|
|
||
|
|
#define CON8_VSYS_STAT_MASK 0x01
|
||
|
|
#define CON8_VSYS_STAT_SHIFT 0
|
||
|
|
|
||
|
|
/*CON9*/
|
||
|
|
#define CON9_WATCHDOG_FAULT_MASK 0x01
|
||
|
|
#define CON9_WATCHDOG_FAULT_SHIFT 7
|
||
|
|
|
||
|
|
#define CON9_OTG_FAULT_MASK 0x01
|
||
|
|
#define CON9_OTG_FAULT_SHIFT 6
|
||
|
|
|
||
|
|
#define CON9_CHRG_FAULT_MASK 0x03
|
||
|
|
#define CON9_CHRG_FAULT_SHIFT 4
|
||
|
|
|
||
|
|
#define CON9_BAT_FAULT_MASK 0x01
|
||
|
|
#define CON9_BAT_FAULT_SHIFT 3
|
||
|
|
|
||
|
|
#define CON9_NTC_FAULT_MASK 0x07
|
||
|
|
#define CON9_NTC_FAULT_SHIFT 0
|
||
|
|
|
||
|
|
/*CON10*/
|
||
|
|
#define CON10_PN_MASK 0x07
|
||
|
|
#define CON10_PN_SHIFT 3
|
||
|
|
|
||
|
|
#define CON10_Rev_MASK 0x07
|
||
|
|
#define CON10_Rev_SHIFT 0
|
||
|
|
|
||
|
|
/**********************************************************
|
||
|
|
*
|
||
|
|
*[Extern Function]
|
||
|
|
*
|
||
|
|
*********************************************************/
|
||
|
|
/*CON0----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_en_hiz(unsigned int val);
|
||
|
|
extern void bq24196_set_vindpm(unsigned int val);
|
||
|
|
extern void bq24196_set_iinlim(unsigned int val);
|
||
|
|
/*CON1----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_reg_rst(unsigned int val);
|
||
|
|
extern void bq24196_set_wdt_rst(unsigned int val);
|
||
|
|
extern void bq24196_set_chg_config(unsigned int val);
|
||
|
|
extern void bq24196_set_sys_min(unsigned int val);
|
||
|
|
extern void bq24196_set_boost_lim(unsigned int val);
|
||
|
|
/*CON2----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_ichg(unsigned int val);
|
||
|
|
extern void bq24196_set_force_20pct(unsigned int val);
|
||
|
|
/*CON3----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_iprechg(unsigned int val);
|
||
|
|
extern void bq24196_set_iterm(unsigned int val);
|
||
|
|
/*CON4----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_vreg(unsigned int val);
|
||
|
|
extern void bq24196_set_batlowv(unsigned int val);
|
||
|
|
extern void bq24196_set_vrechg(unsigned int val);
|
||
|
|
/*CON5----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_en_term(unsigned int val);
|
||
|
|
extern void bq24196_set_term_stat(unsigned int val);
|
||
|
|
extern void bq24196_set_watchdog(unsigned int val);
|
||
|
|
extern void bq24196_set_en_timer(unsigned int val);
|
||
|
|
extern void bq24196_set_chg_timer(unsigned int val);
|
||
|
|
/*CON6----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_treg(unsigned int val);
|
||
|
|
/*CON7----------------------------------------------------*/
|
||
|
|
extern void bq24196_set_tmr2x_en(unsigned int val);
|
||
|
|
extern void bq24196_set_batfet_disable(unsigned int val);
|
||
|
|
extern void bq24196_set_int_mask(unsigned int val);
|
||
|
|
/*CON8----------------------------------------------------*/
|
||
|
|
extern unsigned int bq24196_get_system_status(void);
|
||
|
|
extern unsigned int bq24196_get_vbus_stat(void);
|
||
|
|
extern unsigned int bq24196_get_chrg_stat(void);
|
||
|
|
extern unsigned int bq24196_get_vsys_stat(void);
|
||
|
|
/*---------------------------------------------------------*/
|
||
|
|
extern void bq24196_dump_register(void);
|
||
|
|
extern unsigned int bq24196_read_interface(unsigned char RegNum,
|
||
|
|
unsigned char *val,
|
||
|
|
unsigned char MASK,
|
||
|
|
unsigned char SHIFT);
|
||
|
|
|
||
|
|
#endif /* _bq24196_SW_H_*/
|