21 lines
544 B
Plaintext
21 lines
544 B
Plaintext
|
Device Tree Clock bindings for Intel's SoCFPGA Stratix10 platform
|
||
|
|
|
||
|
|
This binding uses the common clock binding[1].
|
||
|
|
|
||
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : shall be
|
||
|
|
"intel,stratix10-clkmgr"
|
||
|
|
|
||
|
|
- reg : shall be the control register offset from CLOCK_MANAGER's base for the clock.
|
||
|
|
|
||
|
|
- #clock-cells : from common clock binding, shall be set to 1.
|
||
|
|
|
||
|
|
Example:
|
||
|
|
clkmgr: clock-controller@ffd10000 {
|
||
|
|
compatible = "intel,stratix10-clkmgr";
|
||
|
|
reg = <0xffd10000 0x1000>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|