131 lines
4 KiB
C
131 lines
4 KiB
C
|
/*
|
||
|
|
* Copyright 2018 Advanced Micro Devices, Inc.
|
||
|
|
* All Rights Reserved.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the
|
||
|
|
* "Software"), to deal in the Software without restriction, including
|
||
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
||
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
||
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
||
|
|
* the following conditions:
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
||
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
||
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
||
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice (including the
|
||
|
|
* next paragraph) shall be included in all copies or substantial portions
|
||
|
|
* of the Software.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
#ifndef __AMDGPU_GMC_H__
|
||
|
|
#define __AMDGPU_GMC_H__
|
||
|
|
|
||
|
|
#include <linux/types.h>
|
||
|
|
|
||
|
|
#include "amdgpu_irq.h"
|
||
|
|
|
||
|
|
struct firmware;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* VMHUB structures, functions & helpers
|
||
|
|
*/
|
||
|
|
struct amdgpu_vmhub {
|
||
|
|
uint32_t ctx0_ptb_addr_lo32;
|
||
|
|
uint32_t ctx0_ptb_addr_hi32;
|
||
|
|
uint32_t vm_inv_eng0_req;
|
||
|
|
uint32_t vm_inv_eng0_ack;
|
||
|
|
uint32_t vm_context0_cntl;
|
||
|
|
uint32_t vm_l2_pro_fault_status;
|
||
|
|
uint32_t vm_l2_pro_fault_cntl;
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* GPU MC structures, functions & helpers
|
||
|
|
*/
|
||
|
|
struct amdgpu_gmc_funcs {
|
||
|
|
/* flush the vm tlb via mmio */
|
||
|
|
void (*flush_gpu_tlb)(struct amdgpu_device *adev,
|
||
|
|
uint32_t vmid);
|
||
|
|
/* flush the vm tlb via ring */
|
||
|
|
uint64_t (*emit_flush_gpu_tlb)(struct amdgpu_ring *ring, unsigned vmid,
|
||
|
|
uint64_t pd_addr);
|
||
|
|
/* Change the VMID -> PASID mapping */
|
||
|
|
void (*emit_pasid_mapping)(struct amdgpu_ring *ring, unsigned vmid,
|
||
|
|
unsigned pasid);
|
||
|
|
/* write pte/pde updates using the cpu */
|
||
|
|
int (*set_pte_pde)(struct amdgpu_device *adev,
|
||
|
|
void *cpu_pt_addr, /* cpu addr of page table */
|
||
|
|
uint32_t gpu_page_idx, /* pte/pde to update */
|
||
|
|
uint64_t addr, /* addr to write into pte/pde */
|
||
|
|
uint64_t flags); /* access flags */
|
||
|
|
/* enable/disable PRT support */
|
||
|
|
void (*set_prt)(struct amdgpu_device *adev, bool enable);
|
||
|
|
/* set pte flags based per asic */
|
||
|
|
uint64_t (*get_vm_pte_flags)(struct amdgpu_device *adev,
|
||
|
|
uint32_t flags);
|
||
|
|
/* get the pde for a given mc addr */
|
||
|
|
void (*get_vm_pde)(struct amdgpu_device *adev, int level,
|
||
|
|
u64 *dst, u64 *flags);
|
||
|
|
};
|
||
|
|
|
||
|
|
struct amdgpu_gmc {
|
||
|
|
resource_size_t aper_size;
|
||
|
|
resource_size_t aper_base;
|
||
|
|
/* for some chips with <= 32MB we need to lie
|
||
|
|
* about vram size near mc fb location */
|
||
|
|
u64 mc_vram_size;
|
||
|
|
u64 visible_vram_size;
|
||
|
|
u64 gart_size;
|
||
|
|
u64 gart_start;
|
||
|
|
u64 gart_end;
|
||
|
|
u64 vram_start;
|
||
|
|
u64 vram_end;
|
||
|
|
unsigned vram_width;
|
||
|
|
u64 real_vram_size;
|
||
|
|
int vram_mtrr;
|
||
|
|
u64 mc_mask;
|
||
|
|
const struct firmware *fw; /* MC firmware */
|
||
|
|
uint32_t fw_version;
|
||
|
|
struct amdgpu_irq_src vm_fault;
|
||
|
|
uint32_t vram_type;
|
||
|
|
uint32_t srbm_soft_reset;
|
||
|
|
bool prt_warning;
|
||
|
|
uint64_t stolen_size;
|
||
|
|
uint32_t sdpif_register;
|
||
|
|
/* apertures */
|
||
|
|
u64 shared_aperture_start;
|
||
|
|
u64 shared_aperture_end;
|
||
|
|
u64 private_aperture_start;
|
||
|
|
u64 private_aperture_end;
|
||
|
|
/* protects concurrent invalidation */
|
||
|
|
spinlock_t invalidate_lock;
|
||
|
|
bool translate_further;
|
||
|
|
struct kfd_vm_fault_info *vm_fault_info;
|
||
|
|
atomic_t vm_fault_info_updated;
|
||
|
|
|
||
|
|
const struct amdgpu_gmc_funcs *gmc_funcs;
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|
||
|
|
* amdgpu_gmc_vram_full_visible - Check if full VRAM is visible through the BAR
|
||
|
|
*
|
||
|
|
* @adev: amdgpu_device pointer
|
||
|
|
*
|
||
|
|
* Returns:
|
||
|
|
* True if full VRAM is visible through the BAR
|
||
|
|
*/
|
||
|
|
static inline bool amdgpu_gmc_vram_full_visible(struct amdgpu_gmc *gmc)
|
||
|
|
{
|
||
|
|
WARN_ON(gmc->real_vram_size < gmc->visible_vram_size);
|
||
|
|
|
||
|
|
return (gmc->real_vram_size == gmc->visible_vram_size);
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|