311 lines
13 KiB
C
311 lines
13 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* This file is part of STM32 DFSDM driver
|
||
|
|
*
|
||
|
|
* Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
||
|
|
* Author(s): Arnaud Pouliquen <arnaud.pouliquen@st.com>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef MDF_STM32_DFSDM__H
|
||
|
|
#define MDF_STM32_DFSDM__H
|
||
|
|
|
||
|
|
#include <linux/bitfield.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* STM32 DFSDM - global register map
|
||
|
|
* ________________________________________________________
|
||
|
|
* | Offset | Registers block |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x000 | CHANNEL 0 + COMMON CHANNEL FIELDS |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x020 | CHANNEL 1 |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | ... | ..... |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x0E0 | CHANNEL 7 |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x100 | FILTER 0 + COMMON FILTER FIELDs |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x200 | FILTER 1 |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x300 | FILTER 2 |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
* | 0x400 | FILTER 3 |
|
||
|
|
* --------------------------------------------------------
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Channels register definitions
|
||
|
|
*/
|
||
|
|
#define DFSDM_CHCFGR1(y) ((y) * 0x20 + 0x00)
|
||
|
|
#define DFSDM_CHCFGR2(y) ((y) * 0x20 + 0x04)
|
||
|
|
#define DFSDM_AWSCDR(y) ((y) * 0x20 + 0x08)
|
||
|
|
#define DFSDM_CHWDATR(y) ((y) * 0x20 + 0x0C)
|
||
|
|
#define DFSDM_CHDATINR(y) ((y) * 0x20 + 0x10)
|
||
|
|
|
||
|
|
/* CHCFGR1: Channel configuration register 1 */
|
||
|
|
#define DFSDM_CHCFGR1_SITP_MASK GENMASK(1, 0)
|
||
|
|
#define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_SPICKSEL_MASK GENMASK(3, 2)
|
||
|
|
#define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_SCDEN_MASK BIT(5)
|
||
|
|
#define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_CKABEN_MASK BIT(6)
|
||
|
|
#define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_CHEN_MASK BIT(7)
|
||
|
|
#define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_CHINSEL_MASK BIT(8)
|
||
|
|
#define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_DATMPX_MASK GENMASK(13, 12)
|
||
|
|
#define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_DATPACK_MASK GENMASK(15, 14)
|
||
|
|
#define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_CKOUTDIV_MASK GENMASK(23, 16)
|
||
|
|
#define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_CKOUTSRC_MASK BIT(30)
|
||
|
|
#define DFSDM_CHCFGR1_CKOUTSRC(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTSRC_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR1_DFSDMEN_MASK BIT(31)
|
||
|
|
#define DFSDM_CHCFGR1_DFSDMEN(v) FIELD_PREP(DFSDM_CHCFGR1_DFSDMEN_MASK, v)
|
||
|
|
|
||
|
|
/* CHCFGR2: Channel configuration register 2 */
|
||
|
|
#define DFSDM_CHCFGR2_DTRBS_MASK GENMASK(7, 3)
|
||
|
|
#define DFSDM_CHCFGR2_DTRBS(v) FIELD_PREP(DFSDM_CHCFGR2_DTRBS_MASK, v)
|
||
|
|
#define DFSDM_CHCFGR2_OFFSET_MASK GENMASK(31, 8)
|
||
|
|
#define DFSDM_CHCFGR2_OFFSET(v) FIELD_PREP(DFSDM_CHCFGR2_OFFSET_MASK, v)
|
||
|
|
|
||
|
|
/* AWSCDR: Channel analog watchdog and short circuit detector */
|
||
|
|
#define DFSDM_AWSCDR_SCDT_MASK GENMASK(7, 0)
|
||
|
|
#define DFSDM_AWSCDR_SCDT(v) FIELD_PREP(DFSDM_AWSCDR_SCDT_MASK, v)
|
||
|
|
#define DFSDM_AWSCDR_BKSCD_MASK GENMASK(15, 12)
|
||
|
|
#define DFSDM_AWSCDR_BKSCD(v) FIELD_PREP(DFSDM_AWSCDR_BKSCD_MASK, v)
|
||
|
|
#define DFSDM_AWSCDR_AWFOSR_MASK GENMASK(20, 16)
|
||
|
|
#define DFSDM_AWSCDR_AWFOSR(v) FIELD_PREP(DFSDM_AWSCDR_AWFOSR_MASK, v)
|
||
|
|
#define DFSDM_AWSCDR_AWFORD_MASK GENMASK(23, 22)
|
||
|
|
#define DFSDM_AWSCDR_AWFORD(v) FIELD_PREP(DFSDM_AWSCDR_AWFORD_MASK, v)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Filters register definitions
|
||
|
|
*/
|
||
|
|
#define DFSDM_FILTER_BASE_ADR 0x100
|
||
|
|
#define DFSDM_FILTER_REG_MASK 0x7F
|
||
|
|
#define DFSDM_FILTER_X_BASE_ADR(x) ((x) * 0x80 + DFSDM_FILTER_BASE_ADR)
|
||
|
|
|
||
|
|
#define DFSDM_CR1(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x00)
|
||
|
|
#define DFSDM_CR2(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x04)
|
||
|
|
#define DFSDM_ISR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x08)
|
||
|
|
#define DFSDM_ICR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x0C)
|
||
|
|
#define DFSDM_JCHGR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x10)
|
||
|
|
#define DFSDM_FCR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x14)
|
||
|
|
#define DFSDM_JDATAR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x18)
|
||
|
|
#define DFSDM_RDATAR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x1C)
|
||
|
|
#define DFSDM_AWHTR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x20)
|
||
|
|
#define DFSDM_AWLTR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x24)
|
||
|
|
#define DFSDM_AWSR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x28)
|
||
|
|
#define DFSDM_AWCFR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x2C)
|
||
|
|
#define DFSDM_EXMAX(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x30)
|
||
|
|
#define DFSDM_EXMIN(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x34)
|
||
|
|
#define DFSDM_CNVTIMR(x) (DFSDM_FILTER_X_BASE_ADR(x) + 0x38)
|
||
|
|
|
||
|
|
/* CR1 Control register 1 */
|
||
|
|
#define DFSDM_CR1_DFEN_MASK BIT(0)
|
||
|
|
#define DFSDM_CR1_DFEN(v) FIELD_PREP(DFSDM_CR1_DFEN_MASK, v)
|
||
|
|
#define DFSDM_CR1_JSWSTART_MASK BIT(1)
|
||
|
|
#define DFSDM_CR1_JSWSTART(v) FIELD_PREP(DFSDM_CR1_JSWSTART_MASK, v)
|
||
|
|
#define DFSDM_CR1_JSYNC_MASK BIT(3)
|
||
|
|
#define DFSDM_CR1_JSYNC(v) FIELD_PREP(DFSDM_CR1_JSYNC_MASK, v)
|
||
|
|
#define DFSDM_CR1_JSCAN_MASK BIT(4)
|
||
|
|
#define DFSDM_CR1_JSCAN(v) FIELD_PREP(DFSDM_CR1_JSCAN_MASK, v)
|
||
|
|
#define DFSDM_CR1_JDMAEN_MASK BIT(5)
|
||
|
|
#define DFSDM_CR1_JDMAEN(v) FIELD_PREP(DFSDM_CR1_JDMAEN_MASK, v)
|
||
|
|
#define DFSDM_CR1_JEXTSEL_MASK GENMASK(12, 8)
|
||
|
|
#define DFSDM_CR1_JEXTSEL(v) FIELD_PREP(DFSDM_CR1_JEXTSEL_MASK, v)
|
||
|
|
#define DFSDM_CR1_JEXTEN_MASK GENMASK(14, 13)
|
||
|
|
#define DFSDM_CR1_JEXTEN(v) FIELD_PREP(DFSDM_CR1_JEXTEN_MASK, v)
|
||
|
|
#define DFSDM_CR1_RSWSTART_MASK BIT(17)
|
||
|
|
#define DFSDM_CR1_RSWSTART(v) FIELD_PREP(DFSDM_CR1_RSWSTART_MASK, v)
|
||
|
|
#define DFSDM_CR1_RCONT_MASK BIT(18)
|
||
|
|
#define DFSDM_CR1_RCONT(v) FIELD_PREP(DFSDM_CR1_RCONT_MASK, v)
|
||
|
|
#define DFSDM_CR1_RSYNC_MASK BIT(19)
|
||
|
|
#define DFSDM_CR1_RSYNC(v) FIELD_PREP(DFSDM_CR1_RSYNC_MASK, v)
|
||
|
|
#define DFSDM_CR1_RDMAEN_MASK BIT(21)
|
||
|
|
#define DFSDM_CR1_RDMAEN(v) FIELD_PREP(DFSDM_CR1_RDMAEN_MASK, v)
|
||
|
|
#define DFSDM_CR1_RCH_MASK GENMASK(26, 24)
|
||
|
|
#define DFSDM_CR1_RCH(v) FIELD_PREP(DFSDM_CR1_RCH_MASK, v)
|
||
|
|
#define DFSDM_CR1_FAST_MASK BIT(29)
|
||
|
|
#define DFSDM_CR1_FAST(v) FIELD_PREP(DFSDM_CR1_FAST_MASK, v)
|
||
|
|
#define DFSDM_CR1_AWFSEL_MASK BIT(30)
|
||
|
|
#define DFSDM_CR1_AWFSEL(v) FIELD_PREP(DFSDM_CR1_AWFSEL_MASK, v)
|
||
|
|
|
||
|
|
/* CR2: Control register 2 */
|
||
|
|
#define DFSDM_CR2_IE_MASK GENMASK(6, 0)
|
||
|
|
#define DFSDM_CR2_IE(v) FIELD_PREP(DFSDM_CR2_IE_MASK, v)
|
||
|
|
#define DFSDM_CR2_JEOCIE_MASK BIT(0)
|
||
|
|
#define DFSDM_CR2_JEOCIE(v) FIELD_PREP(DFSDM_CR2_JEOCIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_REOCIE_MASK BIT(1)
|
||
|
|
#define DFSDM_CR2_REOCIE(v) FIELD_PREP(DFSDM_CR2_REOCIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_JOVRIE_MASK BIT(2)
|
||
|
|
#define DFSDM_CR2_JOVRIE(v) FIELD_PREP(DFSDM_CR2_JOVRIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_ROVRIE_MASK BIT(3)
|
||
|
|
#define DFSDM_CR2_ROVRIE(v) FIELD_PREP(DFSDM_CR2_ROVRIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_AWDIE_MASK BIT(4)
|
||
|
|
#define DFSDM_CR2_AWDIE(v) FIELD_PREP(DFSDM_CR2_AWDIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_SCDIE_MASK BIT(5)
|
||
|
|
#define DFSDM_CR2_SCDIE(v) FIELD_PREP(DFSDM_CR2_SCDIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_CKABIE_MASK BIT(6)
|
||
|
|
#define DFSDM_CR2_CKABIE(v) FIELD_PREP(DFSDM_CR2_CKABIE_MASK, v)
|
||
|
|
#define DFSDM_CR2_EXCH_MASK GENMASK(15, 8)
|
||
|
|
#define DFSDM_CR2_EXCH(v) FIELD_PREP(DFSDM_CR2_EXCH_MASK, v)
|
||
|
|
#define DFSDM_CR2_AWDCH_MASK GENMASK(23, 16)
|
||
|
|
#define DFSDM_CR2_AWDCH(v) FIELD_PREP(DFSDM_CR2_AWDCH_MASK, v)
|
||
|
|
|
||
|
|
/* ISR: Interrupt status register */
|
||
|
|
#define DFSDM_ISR_JEOCF_MASK BIT(0)
|
||
|
|
#define DFSDM_ISR_JEOCF(v) FIELD_PREP(DFSDM_ISR_JEOCF_MASK, v)
|
||
|
|
#define DFSDM_ISR_REOCF_MASK BIT(1)
|
||
|
|
#define DFSDM_ISR_REOCF(v) FIELD_PREP(DFSDM_ISR_REOCF_MASK, v)
|
||
|
|
#define DFSDM_ISR_JOVRF_MASK BIT(2)
|
||
|
|
#define DFSDM_ISR_JOVRF(v) FIELD_PREP(DFSDM_ISR_JOVRF_MASK, v)
|
||
|
|
#define DFSDM_ISR_ROVRF_MASK BIT(3)
|
||
|
|
#define DFSDM_ISR_ROVRF(v) FIELD_PREP(DFSDM_ISR_ROVRF_MASK, v)
|
||
|
|
#define DFSDM_ISR_AWDF_MASK BIT(4)
|
||
|
|
#define DFSDM_ISR_AWDF(v) FIELD_PREP(DFSDM_ISR_AWDF_MASK, v)
|
||
|
|
#define DFSDM_ISR_JCIP_MASK BIT(13)
|
||
|
|
#define DFSDM_ISR_JCIP(v) FIELD_PREP(DFSDM_ISR_JCIP_MASK, v)
|
||
|
|
#define DFSDM_ISR_RCIP_MASK BIT(14)
|
||
|
|
#define DFSDM_ISR_RCIP(v) FIELD_PREP(DFSDM_ISR_RCIP, v)
|
||
|
|
#define DFSDM_ISR_CKABF_MASK GENMASK(23, 16)
|
||
|
|
#define DFSDM_ISR_CKABF(v) FIELD_PREP(DFSDM_ISR_CKABF_MASK, v)
|
||
|
|
#define DFSDM_ISR_SCDF_MASK GENMASK(31, 24)
|
||
|
|
#define DFSDM_ISR_SCDF(v) FIELD_PREP(DFSDM_ISR_SCDF_MASK, v)
|
||
|
|
|
||
|
|
/* ICR: Interrupt flag clear register */
|
||
|
|
#define DFSDM_ICR_CLRJOVRF_MASK BIT(2)
|
||
|
|
#define DFSDM_ICR_CLRJOVRF(v) FIELD_PREP(DFSDM_ICR_CLRJOVRF_MASK, v)
|
||
|
|
#define DFSDM_ICR_CLRROVRF_MASK BIT(3)
|
||
|
|
#define DFSDM_ICR_CLRROVRF(v) FIELD_PREP(DFSDM_ICR_CLRROVRF_MASK, v)
|
||
|
|
#define DFSDM_ICR_CLRCKABF_MASK GENMASK(23, 16)
|
||
|
|
#define DFSDM_ICR_CLRCKABF(v) FIELD_PREP(DFSDM_ICR_CLRCKABF_MASK, v)
|
||
|
|
#define DFSDM_ICR_CLRCKABF_CH_MASK(y) BIT(16 + (y))
|
||
|
|
#define DFSDM_ICR_CLRCKABF_CH(v, y) \
|
||
|
|
(((v) << (16 + (y))) & DFSDM_ICR_CLRCKABF_CH_MASK(y))
|
||
|
|
#define DFSDM_ICR_CLRSCDF_MASK GENMASK(31, 24)
|
||
|
|
#define DFSDM_ICR_CLRSCDF(v) FIELD_PREP(DFSDM_ICR_CLRSCDF_MASK, v)
|
||
|
|
#define DFSDM_ICR_CLRSCDF_CH_MASK(y) BIT(24 + (y))
|
||
|
|
#define DFSDM_ICR_CLRSCDF_CH(v, y) \
|
||
|
|
(((v) << (24 + (y))) & DFSDM_ICR_CLRSCDF_MASK(y))
|
||
|
|
|
||
|
|
/* FCR: Filter control register */
|
||
|
|
#define DFSDM_FCR_IOSR_MASK GENMASK(7, 0)
|
||
|
|
#define DFSDM_FCR_IOSR(v) FIELD_PREP(DFSDM_FCR_IOSR_MASK, v)
|
||
|
|
#define DFSDM_FCR_FOSR_MASK GENMASK(25, 16)
|
||
|
|
#define DFSDM_FCR_FOSR(v) FIELD_PREP(DFSDM_FCR_FOSR_MASK, v)
|
||
|
|
#define DFSDM_FCR_FORD_MASK GENMASK(31, 29)
|
||
|
|
#define DFSDM_FCR_FORD(v) FIELD_PREP(DFSDM_FCR_FORD_MASK, v)
|
||
|
|
|
||
|
|
/* RDATAR: Filter data register for regular channel */
|
||
|
|
#define DFSDM_DATAR_CH_MASK GENMASK(2, 0)
|
||
|
|
#define DFSDM_DATAR_DATA_OFFSET 8
|
||
|
|
#define DFSDM_DATAR_DATA_MASK GENMASK(31, DFSDM_DATAR_DATA_OFFSET)
|
||
|
|
|
||
|
|
/* AWLTR: Filter analog watchdog low threshold register */
|
||
|
|
#define DFSDM_AWLTR_BKAWL_MASK GENMASK(3, 0)
|
||
|
|
#define DFSDM_AWLTR_BKAWL(v) FIELD_PREP(DFSDM_AWLTR_BKAWL_MASK, v)
|
||
|
|
#define DFSDM_AWLTR_AWLT_MASK GENMASK(31, 8)
|
||
|
|
#define DFSDM_AWLTR_AWLT(v) FIELD_PREP(DFSDM_AWLTR_AWLT_MASK, v)
|
||
|
|
|
||
|
|
/* AWHTR: Filter analog watchdog low threshold register */
|
||
|
|
#define DFSDM_AWHTR_BKAWH_MASK GENMASK(3, 0)
|
||
|
|
#define DFSDM_AWHTR_BKAWH(v) FIELD_PREP(DFSDM_AWHTR_BKAWH_MASK, v)
|
||
|
|
#define DFSDM_AWHTR_AWHT_MASK GENMASK(31, 8)
|
||
|
|
#define DFSDM_AWHTR_AWHT(v) FIELD_PREP(DFSDM_AWHTR_AWHT_MASK, v)
|
||
|
|
|
||
|
|
/* AWSR: Filter watchdog status register */
|
||
|
|
#define DFSDM_AWSR_AWLTF_MASK GENMASK(7, 0)
|
||
|
|
#define DFSDM_AWSR_AWLTF(v) FIELD_PREP(DFSDM_AWSR_AWLTF_MASK, v)
|
||
|
|
#define DFSDM_AWSR_AWHTF_MASK GENMASK(15, 8)
|
||
|
|
#define DFSDM_AWSR_AWHTF(v) FIELD_PREP(DFSDM_AWSR_AWHTF_MASK, v)
|
||
|
|
|
||
|
|
/* AWCFR: Filter watchdog status register */
|
||
|
|
#define DFSDM_AWCFR_AWLTF_MASK GENMASK(7, 0)
|
||
|
|
#define DFSDM_AWCFR_AWLTF(v) FIELD_PREP(DFSDM_AWCFR_AWLTF_MASK, v)
|
||
|
|
#define DFSDM_AWCFR_AWHTF_MASK GENMASK(15, 8)
|
||
|
|
#define DFSDM_AWCFR_AWHTF(v) FIELD_PREP(DFSDM_AWCFR_AWHTF_MASK, v)
|
||
|
|
|
||
|
|
/* DFSDM filter order */
|
||
|
|
enum stm32_dfsdm_sinc_order {
|
||
|
|
DFSDM_FASTSINC_ORDER, /* FastSinc filter type */
|
||
|
|
DFSDM_SINC1_ORDER, /* Sinc 1 filter type */
|
||
|
|
DFSDM_SINC2_ORDER, /* Sinc 2 filter type */
|
||
|
|
DFSDM_SINC3_ORDER, /* Sinc 3 filter type */
|
||
|
|
DFSDM_SINC4_ORDER, /* Sinc 4 filter type (N.A. for watchdog) */
|
||
|
|
DFSDM_SINC5_ORDER, /* Sinc 5 filter type (N.A. for watchdog) */
|
||
|
|
DFSDM_NB_SINC_ORDER,
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|
||
|
|
* struct stm32_dfsdm_filter - structure relative to stm32 FDSDM filter
|
||
|
|
* @iosr: integrator oversampling
|
||
|
|
* @fosr: filter oversampling
|
||
|
|
* @ford: filter order
|
||
|
|
* @res: output sample resolution
|
||
|
|
* @sync_mode: filter synchronized with filter 0
|
||
|
|
* @fast: filter fast mode
|
||
|
|
*/
|
||
|
|
struct stm32_dfsdm_filter {
|
||
|
|
unsigned int iosr;
|
||
|
|
unsigned int fosr;
|
||
|
|
enum stm32_dfsdm_sinc_order ford;
|
||
|
|
u64 res;
|
||
|
|
unsigned int sync_mode;
|
||
|
|
unsigned int fast;
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|
||
|
|
* struct stm32_dfsdm_channel - structure relative to stm32 FDSDM channel
|
||
|
|
* @id: id of the channel
|
||
|
|
* @type: interface type linked to stm32_dfsdm_chan_type
|
||
|
|
* @src: interface type linked to stm32_dfsdm_chan_src
|
||
|
|
* @alt_si: alternative serial input interface
|
||
|
|
*/
|
||
|
|
struct stm32_dfsdm_channel {
|
||
|
|
unsigned int id;
|
||
|
|
unsigned int type;
|
||
|
|
unsigned int src;
|
||
|
|
unsigned int alt_si;
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|
||
|
|
* struct stm32_dfsdm - stm32 FDSDM driver common data (for all instances)
|
||
|
|
* @base: control registers base cpu addr
|
||
|
|
* @phys_base: DFSDM IP register physical address
|
||
|
|
* @regmap: regmap for register read/write
|
||
|
|
* @fl_list: filter resources list
|
||
|
|
* @num_fls: number of filter resources available
|
||
|
|
* @ch_list: channel resources list
|
||
|
|
* @num_chs: number of channel resources available
|
||
|
|
* @spi_master_freq: SPI clock out frequency
|
||
|
|
*/
|
||
|
|
struct stm32_dfsdm {
|
||
|
|
void __iomem *base;
|
||
|
|
phys_addr_t phys_base;
|
||
|
|
struct regmap *regmap;
|
||
|
|
struct stm32_dfsdm_filter *fl_list;
|
||
|
|
unsigned int num_fls;
|
||
|
|
struct stm32_dfsdm_channel *ch_list;
|
||
|
|
unsigned int num_chs;
|
||
|
|
unsigned int spi_master_freq;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* DFSDM channel serial spi clock source */
|
||
|
|
enum stm32_dfsdm_spi_clk_src {
|
||
|
|
DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL,
|
||
|
|
DFSDM_CHANNEL_SPI_CLOCK_INTERNAL,
|
||
|
|
DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING,
|
||
|
|
DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING
|
||
|
|
};
|
||
|
|
|
||
|
|
int stm32_dfsdm_start_dfsdm(struct stm32_dfsdm *dfsdm);
|
||
|
|
int stm32_dfsdm_stop_dfsdm(struct stm32_dfsdm *dfsdm);
|
||
|
|
|
||
|
|
#endif
|