aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/drivers/input/touchscreen/ILITEK_V2/ilitek_flash.c

1404 lines
38 KiB
C
Raw Normal View History

Import A346BXXU1AWB9 kernel source Android 13
2024-04-28 06:49:01 -07:00
/*
* ILITEK Touch IC driver
*
* Copyright (C) 2011 ILI Technology Corporation.
*
* Author: Dicky Chiang <dicky_chiang@ilitek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#include "ilitek.h"
#define UPDATE_PASS 0
#define UPDATE_FAIL -1
#define TIMEOUT_SECTOR 500
#define TIMEOUT_PAGE 3500
#define TIMEOUT_PROGRAM 10
static struct touch_fw_data {
u8 block_number;
u32 start_addr;
u32 end_addr;
u32 new_fw_cb;
int delay_after_upgrade;
bool isCRC;
bool isboot;
int hex_tag;
} tfd;
static struct flash_block_info {
char *name;
u32 start;
u32 end;
u32 len;
u32 mem_start;
u32 fix_mem_start;
u8 mode;
} fbi[FW_BLOCK_INFO_NUM + 1];
u8 *pfw;
u8 *CTPM_FW;
static u32 HexToDec(char *phex, s32 len)
{
u32 ret = 0, temp = 0, i;
s32 shift = (len - 1) * 4;
for (i = 0; i < len; shift -= 4, i++) {
if ((phex[i] >= '0') && (phex[i] <= '9'))
temp = phex[i] - '0';
else if ((phex[i] >= 'a') && (phex[i] <= 'f'))
temp = (phex[i] - 'a') + 10;
else if ((phex[i] >= 'A') && (phex[i] <= 'F'))
temp = (phex[i] - 'A') + 10;
ret |= (temp << shift);
}
return ret;
}
static int CalculateCRC32(u32 start_addr, u32 len, u8 *pfw)
{
int i = 0, j = 0;
int crc_poly = 0x04C11DB7;
int tmp_crc = 0xFFFFFFFF;
for (i = start_addr; i < start_addr + len; i++) {
tmp_crc ^= (pfw[i] << 24);
for (j = 0; j < 8; j++) {
if ((tmp_crc & 0x80000000) != 0)
tmp_crc = tmp_crc << 1 ^ crc_poly;
else
tmp_crc = tmp_crc << 1;
}
}
return tmp_crc;
}
static int ilitek_tddi_fw_iram_read(u8 *buf, u32 start, int len)
{
int limit = 4*K;
int addr = 0, loop = 0, tmp_len = len, cnt = 0;
u8 cmd[4] = {0};
if (!buf) {
ipio_err("buf is null\n");
return -ENOMEM;
}
if (len % limit)
loop = (len / limit) + 1;
else
loop = len / limit;
for (cnt = 0, addr = start; cnt < loop; cnt++, addr += limit) {
if (tmp_len > limit)
tmp_len = limit;
cmd[0] = 0x25;
cmd[3] = (char)((addr & 0x00FF0000) >> 16);
cmd[2] = (char)((addr & 0x0000FF00) >> 8);
cmd[1] = (char)((addr & 0x000000FF));
if (idev->write(cmd, 4) < 0) {
ipio_err("Failed to write iram data\n");
return -ENODEV;
}
if (idev->read(buf + cnt * limit, tmp_len) < 0) {
ipio_err("Failed to Read iram data\n");
return -ENODEV;
}
tmp_len = len - cnt * limit;
idev->fw_update_stat = ((len - tmp_len) * 100) / len;
ipio_debug("Reading iram data .... %d%c", idev->fw_update_stat, '%');
}
return 0;
}
int ilitek_fw_dump_iram_data(u32 start, u32 end, bool save, bool mcu)
{
struct file *f = NULL;
mm_segment_t old_fs;
loff_t pos = 0;
int i, ret, len;
u8 *fw_buf = NULL;
if (ilitek_ice_mode_ctrl(ENABLE, mcu) < 0) {
ipio_err("Enable ice mode failed\n");
ret = -1;
goto out;
}
len = end - start + 1;
if (len > MAX_HEX_FILE_SIZE) {
ipio_err("len is larger than buffer, abort\n");
ret = -EINVAL;
goto out;
}
fw_buf = kzalloc(MAX_HEX_FILE_SIZE, GFP_KERNEL);
if (ERR_ALLOC_MEM(fw_buf)) {
ipio_err("Failed to allocate update_buf\n");
ret = -ENOMEM;
goto out;
}
for (i = 0; i < MAX_HEX_FILE_SIZE; i++)
fw_buf[i] = 0xFF;
ret = ilitek_tddi_fw_iram_read(fw_buf, start, len);
if (ret < 0)
goto out;
f = filp_open(DUMP_IRAM_PATH, O_WRONLY | O_CREAT | O_TRUNC, 644);
if (ERR_ALLOC_MEM(f)) {
ipio_err("Failed to open the file at %ld.\n", PTR_ERR(f));
ret = -1;
goto out;
}
old_fs = get_fs();
set_fs(get_ds());
set_fs(KERNEL_DS);
pos = 0;
vfs_write(f, fw_buf, len, &pos);
set_fs(old_fs);
filp_close(f, NULL);
ipio_info("Save iram data to %s\n", DUMP_IRAM_PATH);
out:
ilitek_ice_mode_ctrl(DISABLE, OFF);
ipio_info("Dump IRAM %s\n", (ret < 0) ? "FAIL" : "SUCCESS");
ipio_kfree((void **)&fw_buf);
return ret;
}
static int ilitek_tddi_flash_poll_busy(int timer)
{
int ret = UPDATE_PASS, retry = timer;
u8 cmd = 0x5;
u32 temp = 0;
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Pull cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, cmd, 1) < 0)
ipio_err("Write 0x5 cmd failed\n");
do {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0xFF, 1) < 0)
ipio_err("Write dummy failed\n");
mdelay(1);
if (ilitek_ice_mode_read(FLASH4_ADDR, &temp, sizeof(u8)) < 0)
ipio_err("Read flash busy error\n");
if ((temp & 0x3) == 0)
break;
} while (--retry >= 0);
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Pull cs high failed\n");
if (retry <= 0) {
ipio_err("Flash polling busy timeout ! tmp = %x\n", temp);
ret = UPDATE_FAIL;
}
return ret;
}
void ilitek_tddi_flash_clear_dma(void)
{
if (ilitek_ice_mode_bit_mask_write(FLASH0_ADDR, FLASH0_reg_preclk_sel, (2 << 16)) < 0)
ipio_err("Write %lu at %x failed\n", FLASH0_reg_preclk_sel, FLASH0_ADDR);
if (ilitek_ice_mode_bit_mask_write(FLASH4_ADDR, FLASH4_reg_flash_dma_trigger_en, (0 << 24)) < 0)
ipio_err("Write %lu at %x failed\n", FLASH4_reg_flash_dma_trigger_en, FLASH4_ADDR);
if (ilitek_ice_mode_bit_mask_write(FLASH0_ADDR, FLASH0_reg_rx_dual, (0 << 24)) < 0)
ipio_err("Write %lu at %x failed\n", FLASH0_reg_rx_dual, FLASH0_ADDR);
if (ilitek_ice_mode_write(FLASH3_reg_rcv_cnt, 0x00, 1) < 0)
ipio_err("Write 0x0 at %x failed\n", FLASH3_reg_rcv_cnt);
if (ilitek_ice_mode_write(FLASH4_reg_rcv_data, 0xFF, 1) < 0)
ipio_err("Write 0xFF at %x failed\n", FLASH4_reg_rcv_data);
}
int ilitek_tddi_flash_read_int_flag(void)
{
int retry = 100;
u32 data = 0;
do {
if (ilitek_ice_mode_read(INTR1_ADDR & BIT(25), &data, sizeof(u32)) < 0)
ipio_err("Read flash int flag error\n");
ipio_debug("int flag = %x\n", data);
if (data)
break;
mdelay(2);
} while (--retry >= 0);
if (retry <= 0) {
ipio_err("Read Flash INT flag timeout !, flag = 0x%x\n", data);
return -1;
}
return 0;
}
void ilitek_tddi_flash_dma_write(u32 start, u32 end, u32 len)
{
if (ilitek_ice_mode_bit_mask_write(FLASH0_ADDR, FLASH0_reg_preclk_sel, 1 << 16) < 0)
ipio_err("Write %lu at %x failed\n", FLASH0_reg_preclk_sel, FLASH0_ADDR);
if (ilitek_ice_mode_write(FLASH0_reg_flash_csb, 0x00, 1) < 0)
ipio_err("Pull cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_reg_flash_key1, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_reg_tx_data, 0x0b, 1) < 0)
ipio_err("Write 0x0b at %x failed\n", FLASH2_reg_tx_data);
if (ilitek_tddi_flash_read_int_flag() < 0) {
ipio_err("Write 0xb timeout \n");
return;
}
if (ilitek_ice_mode_bit_mask_write(INTR1_ADDR, INTR1_reg_flash_int_flag, (1 << 25)) < 0)
ipio_err("Write %lu at %x failed\n", INTR1_reg_flash_int_flag, INTR1_ADDR);
if (ilitek_ice_mode_write(FLASH2_reg_tx_data, (start & 0xFF0000) >> 16, 1) < 0)
ipio_err("Write %x at %x failed\n", (start & 0xFF0000), FLASH2_reg_tx_data);
if (ilitek_tddi_flash_read_int_flag() < 0) {
ipio_err("Write addr1 timeout\n");
return;
}
if (ilitek_ice_mode_bit_mask_write(INTR1_ADDR, INTR1_reg_flash_int_flag, (1 << 25)) < 0)
ipio_err("Write %lu at %x failed\n", INTR1_reg_flash_int_flag, INTR1_ADDR);
if (ilitek_ice_mode_write(FLASH2_reg_tx_data, (start & 0x00FF00) >> 8, 1) < 0)
ipio_err("Write %x at %x failed\n", (start & 0x00FF00) >> 8, FLASH2_reg_tx_data);
if (ilitek_tddi_flash_read_int_flag() < 0) {
ipio_err("Write addr2 timeout\n");
return;
}
if (ilitek_ice_mode_bit_mask_write(INTR1_ADDR, INTR1_reg_flash_int_flag, (1 << 25)) < 0)
ipio_err("Write %lu at %x failed\n", INTR1_reg_flash_int_flag, INTR1_ADDR);
if (ilitek_ice_mode_write(FLASH2_reg_tx_data, (start & 0x0000FF), 1) < 0)
ipio_err("Write %x at %x failed\n", (start & 0x0000FF), FLASH2_reg_tx_data);
if (ilitek_tddi_flash_read_int_flag() < 0) {
ipio_err("Write addr3 timeout\n");
return;
}
if (ilitek_ice_mode_bit_mask_write(INTR1_ADDR, INTR1_reg_flash_int_flag, (1 << 25)) < 0)
ipio_err("Write %lu at %x failed\n", INTR1_reg_flash_int_flag, INTR1_ADDR);
if (ilitek_ice_mode_bit_mask_write(FLASH0_ADDR, FLASH0_reg_rx_dual, 0 << 24) < 0)
ipio_err("Write %lu at %x failed\n", FLASH0_reg_rx_dual, FLASH0_ADDR);
if (ilitek_ice_mode_write(FLASH2_reg_tx_data, 0x00, 1) < 0)
ipio_err("Write dummy failed\n");
if (ilitek_tddi_flash_read_int_flag() < 0) {
ipio_err("Write dummy timeout\n");
return;
}
if (ilitek_ice_mode_bit_mask_write(INTR1_ADDR, INTR1_reg_flash_int_flag, (1 << 25)) < 0)
ipio_err("Write %lu at %x failed\n", INTR1_reg_flash_int_flag, INTR1_ADDR);
if (ilitek_ice_mode_write(FLASH3_reg_rcv_cnt, len, 4) < 0)
ipio_err("Write length failed\n");
}
static void ilitek_tddi_flash_write_enable(void)
{
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Pull CS low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x6, 1) < 0)
ipio_err("Write 0x6 failed\n");
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Pull CS high failed\n");
}
int ilitek_tddi_fw_read_hw_crc(u32 start, u32 end, u32 *flash_crc)
{
int retry = 100;
u32 busy = 0;
u32 write_len = end;
if (write_len > idev->chip->max_count) {
ipio_err("The length (%x) written into firmware is greater than max count (%x)\n",
write_len, idev->chip->max_count);
return -1;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Pull CS low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x3b, 1) < 0)
ipio_err("Write 0x3b failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0xFF0000) >> 16, 1) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0x00FF00) >> 8, 1) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0x0000FF), 1) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(0x041003, 0x01, 1) < 0)
ipio_err("Write enable Dio_Rx_dual failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0xFF, 1) < 0)
ipio_err("Write dummy failed\n");
if (ilitek_ice_mode_write(0x04100C, write_len, 3) < 0)
ipio_err("Write Set Receive count failed\n");
if (ilitek_ice_mode_write(0x048007, 0x02, 1) < 0)
ipio_err("Write clearing int flag failed\n");
if (ilitek_ice_mode_write(0x041016, 0x00, 1) < 0)
ipio_err("Write 0x0 at 0x041016 failed\n");
if (ilitek_ice_mode_write(0x041016, 0x01, 1) < 0)
ipio_err("Write Checksum_En failed\n");
if (ilitek_ice_mode_write(FLASH4_ADDR, 0xFF, 1) < 0)
ipio_err("Write start to receive failed\n");
do {
if (ilitek_ice_mode_read(0x048007, &busy, sizeof(u8)) < 0)
ipio_err("Read busy error\n");
ipio_debug("busy = %x\n", busy);
if (((busy >> 1) & 0x01) == 0x01)
break;
mdelay(2);
} while (--retry >= 0);
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write CS high failed\n");
if (retry <= 0) {
ipio_err("Read HW CRC timeout !, busy = 0x%x\n", busy);
return -1;
}
if (ilitek_ice_mode_write(0x041003, 0x0, 1) < 0)
ipio_err("Write disable dio_Rx_dual failed\n");
if (ilitek_ice_mode_read(0x04101C, flash_crc, sizeof(u32)) < 0) {
ipio_err("Read hw crc error\n");
return -1;
}
return 0;
}
int ilitek_tddi_fw_read_flash_data(u32 start, u32 end, u8 *data, int len)
{
u32 i, j, index = 0;
u32 tmp;
if (end - start > len) {
ipio_err("the length (%d) reading crc is over than len(%d)\n", end - start, len);
return -1;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Write cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x03, 1) < 0)
ipio_err("Write 0x3 failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0xFF0000) >> 16, 1) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0x00FF00) >> 8, 1) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, (start & 0x0000FF), 1) < 0)
ipio_err("Write address failed\n");
for (i = start, j = 0; i <= end; i++, j++) {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0xFF, 1) < 0)
ipio_err("Write dummy failed\n");
if (ilitek_ice_mode_read(FLASH4_ADDR, &tmp, sizeof(u8)) < 0)
ipio_err("Read flash data error!\n");
data[index] = tmp;
index++;
idev->fw_update_stat = (j * 100) / len;
ipio_debug("Reading flash data .... %d%c", idev->fw_update_stat, '%');
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
return 0;
}
int ilitek_tddi_fw_dump_flash_data(u32 start, u32 end, bool user, bool mcu)
{
struct file *f = NULL;
u8 *buf = NULL;
mm_segment_t old_fs;
loff_t pos = 0;
u32 start_addr, end_addr;
int ret, length;
f = filp_open(DUMP_FLASH_PATH, O_WRONLY | O_CREAT | O_TRUNC, 644);
if (ERR_ALLOC_MEM(f)) {
ipio_err("Failed to open the file at %ld.\n", PTR_ERR(f));
ret = -1;
goto out;
}
ret = ilitek_ice_mode_ctrl(ENABLE, OFF);
if (ret < 0)
goto out;
if (user) {
start_addr = 0x0;
end_addr = 0x1FFFF;
} else {
start_addr = start;
end_addr = end;
}
length = end_addr - start_addr + 1;
ipio_info("len = %d\n", length);
buf = vmalloc(length * sizeof(u8));
if (ERR_ALLOC_MEM(buf)) {
ipio_err("Failed to allocate buf memory, %ld\n", PTR_ERR(buf));
filp_close(f, NULL);
ret = -1;
goto out;
}
ret = ilitek_tddi_fw_read_flash_data(start_addr, end_addr, buf, length);
if (ret < 0)
goto out;
old_fs = get_fs();
set_fs(get_ds());
set_fs(KERNEL_DS);
pos = 0;
vfs_write(f, buf, length, &pos);
set_fs(old_fs);
filp_close(f, NULL);
ipio_vfree((void **)&buf);
out:
ilitek_ice_mode_ctrl(DISABLE, OFF);
ipio_info("Dump flash %s\n", (ret < 0) ? "FAIL" : "SUCCESS");
return ret;
}
static void ilitek_tddi_flash_protect(bool enable)
{
ipio_info("%s flash protection\n", enable ? "Enable" : "Disable");
ilitek_tddi_flash_write_enable();
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Write cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x1, 1) < 0)
ipio_err("Write 0x1 failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x0, 1) < 0)
ipio_err("Write 0x0 failed\n");
switch (idev->flash_mid) {
case 0xEF:
if (idev->flash_devid == 0x6012 || idev->flash_devid == 0x6011) {
if (enable) {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x7E, 1) < 0)
ipio_err("Write 0x7E at %x failed\n", FLASH2_ADDR);
} else {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x0, 1) < 0)
ipio_err("Write 0x0 at %x failed\n", FLASH2_ADDR);
}
}
break;
case 0xC8:
if (idev->flash_devid == 0x6012 || idev->flash_devid == 0x6013) {
if (enable) {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x7A, 1) < 0)
ipio_err("Write 0x7A at %x failed\n", FLASH2_ADDR);
} else {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x0, 1) < 0)
ipio_err("Write 0x0 at %x failed\n", FLASH2_ADDR);
}
}
break;
default:
ipio_err("Can't find flash id(0x%x), ignore protection\n", idev->flash_mid);
break;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
}
static int ilitek_tddi_flash_fw_crc_check(u8 *pfw, bool check_fw_ver)
{
int i, len = 0, crc_byte_len = 4;
u8 flash_crc[4] = {0};
u32 start_addr = 0, end_addr = 0;
u32 hw_crc = 0;
u32 flash_crc_cb = 0, hex_crc = 0;
/* Check Flash and HW CRC */
for (i = 0; i <= FW_BLOCK_INFO_NUM; i++) {
start_addr = fbi[i].start;
end_addr = fbi[i].end;
/* Invaild end address */
if (end_addr == 0)
continue;
if (ilitek_tddi_fw_read_flash_data(end_addr - crc_byte_len + 1, end_addr,
flash_crc, sizeof(flash_crc)) < 0) {
ipio_err("Read Flash failed\n");
return UPDATE_FAIL;
}
flash_crc_cb = flash_crc[0] << 24 | flash_crc[1] << 16 | flash_crc[2] << 8 | flash_crc[3];
if (ilitek_tddi_fw_read_hw_crc(start_addr, end_addr - start_addr - crc_byte_len + 1, &hw_crc) < 0) {
ipio_err("Read HW CRC failed\n");
return UPDATE_FAIL;
}
ipio_info("Block = %d, HW CRC = 0x%06x, Flash CRC = 0x%06x\n", i, hw_crc, flash_crc_cb);
/* Compare Flash CRC with HW CRC */
if (flash_crc_cb != hw_crc) {
ipio_info("HW and Flash CRC not matched\n");
return UPDATE_FAIL;
}
memset(flash_crc, 0, sizeof(flash_crc));
}
if (check_fw_ver) {
/* Check FW version */
ipio_info("New FW ver = 0x%x, Current FW ver = 0x%x\n", tfd.new_fw_cb, idev->chip->fw_ver);
if (tfd.new_fw_cb != idev->chip->fw_ver) {
ipio_info("FW version not matched\n");
return UPDATE_FAIL;
}
}
/* Check Hex and HW CRC */
for (i = 0; i < FW_BLOCK_INFO_NUM; i++) {
if (fbi[i].end == 0)
continue;
start_addr = fbi[i].start;
end_addr = fbi[i].end;
len = fbi[i].end - fbi[i].start + 1 - 4;
hex_crc = CalculateCRC32(fbi[i].start, len, pfw);
if (ilitek_tddi_fw_read_hw_crc(start_addr, end_addr - start_addr - crc_byte_len + 1, &hw_crc) < 0) {
ipio_err("Read HW CRC failed\n");
return UPDATE_FAIL;
}
ipio_info("Block = %d, HW CRC = 0x%06x, Hex CRC = 0x%06x\n", i, hw_crc, hex_crc);
if (hex_crc != hw_crc) {
ipio_err("Hex and HW CRC not matched\n");
return UPDATE_FAIL;
}
}
ipio_info("Flash FW is the same as targe file FW\n");
return UPDATE_PASS;
}
static int ilitek_tddi_fw_flash_program(u8 *pfw)
{
u8 buf[512] = {0};
u32 i = 0, j = 0, addr = 0, k = 0, recv_addr = 0;
int page = idev->program_page;
bool skip = true;
for (i = 0; i <= FW_BLOCK_INFO_NUM; i++) {
if (fbi[i].end == 0)
continue;
ipio_info("Block[%d]: Programing from (0x%x) to (0x%x)\n", i, fbi[i].start, fbi[i].end);
for (addr = fbi[i].start; addr < fbi[i].end; j += page, addr += page) {
buf[0] = 0x25;
buf[3] = 0x04;
buf[2] = 0x10;
buf[1] = 0x08;
for (k = 0; k < page; k++) {
if (addr + k <= tfd.end_addr)
buf[4 + k] = pfw[addr + k];
else
buf[4 + k] = 0xFF;
if (buf[4 + k] != 0xFF)
skip = false;
}
if (skip) {
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
return UPDATE_FAIL;
}
ilitek_tddi_flash_write_enable();
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Write cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x2, 1) < 0)
ipio_err("Write 0x2 failed\n");
recv_addr = ((addr & 0xFF0000) >> 16) | (addr & 0x00FF00) | ((addr & 0x0000FF) << 16);
if (ilitek_ice_mode_write(FLASH2_ADDR, recv_addr, 3) < 0)
ipio_err("Write address failed\n");
if (idev->write(buf, page + 4) < 0) {
ipio_err("Failed to program data at start_addr = 0x%X, k = 0x%X, addr = 0x%x\n",
addr, k, addr + k);
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
return UPDATE_FAIL;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
if (idev->flash_mid == 0xEF) {
mdelay(1);
} else {
if (ilitek_tddi_flash_poll_busy(TIMEOUT_PROGRAM) < 0)
return UPDATE_FAIL;
}
if (idev->fw_update_stat != ((j * 100) / tfd.end_addr)) {
idev->fw_update_stat = (j * 100) / tfd.end_addr;
ipio_debug("Program flash data .... %d%c", idev->fw_update_stat, '%');
}
}
}
return UPDATE_PASS;
}
static int ilitek_tddi_fw_flash_erase(bool mcu)
{
int ret = 0;
u32 i = 0, addr = 0, recv_addr = 0;
bool ice = atomic_read(&idev->ice_stat);
if (!ice) {
if (ilitek_ice_mode_ctrl(ENABLE, mcu) < 0)
ipio_err("Enable ice mode failed while erasing flash\n");
}
for (i = 0; i <= FW_BLOCK_INFO_NUM; i++) {
if (fbi[i].end == 0)
continue;
ipio_info("Block[%d]: Erasing from (0x%x) to (0x%x) \n", i, fbi[i].start, fbi[i].end);
for (addr = fbi[i].start; addr <= fbi[i].end; addr += idev->flash_sector) {
ilitek_tddi_flash_write_enable();
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Write cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (addr == fbi[AP].start) {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0xD8, 1) < 0)
ipio_err("Write 0xB at %x failed\n", FLASH2_ADDR);
} else {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0x20, 1) < 0)
ipio_err("Write 0x20 at %x failed\n", FLASH2_ADDR);
}
recv_addr = ((addr & 0xFF0000) >> 16) | (addr & 0x00FF00) | ((addr & 0x0000FF) << 16);
if (ilitek_ice_mode_write(FLASH2_ADDR, recv_addr, 3) < 0)
ipio_err("Write address failed\n");
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
/* Waitint for flash setting ready */
mdelay(1);
if (addr == fbi[AP].start)
ret = ilitek_tddi_flash_poll_busy(TIMEOUT_PAGE);
else
ret = ilitek_tddi_flash_poll_busy(TIMEOUT_SECTOR);
if (ret < 0){
if (!ice) {
if (ilitek_ice_mode_ctrl(DISABLE, mcu) < 0)
ipio_err("Disable ice mode failed after erase flash\n");
}
return UPDATE_FAIL;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n");
if (fbi[i].start == fbi[AP].start)
break;
}
}
if (!ice) {
if (ilitek_ice_mode_ctrl(DISABLE, mcu) < 0)
ipio_err("Disable ice mode failed after erase flash\n");
}
return UPDATE_PASS;
}
static int ilitek_tddi_fw_flash_upgrade(u8 *pfw, bool mcu)
{
int ret = UPDATE_PASS;
if (ilitek_tddi_reset_ctrl(idev->reset) < 0) {
ipio_err("TP reset failed during flash progam\n");
return -EFW_REST;
}
/* Get current fw version before comparing. */
idev->info_from_hex = DISABLE;
if (ilitek_tddi_ic_get_fw_ver() < 0)
ipio_err("Get firmware ver failed before upgrade\n");
idev->info_from_hex = ENABLE;
ret = ilitek_ice_mode_ctrl(ENABLE, mcu);
if (ret < 0)
return -EFW_ICE_MODE;
ret = ilitek_tddi_ic_watch_dog_ctrl(ILI_WRITE, DISABLE);
if (ret < 0)
return -EFW_WDT;
ret = ilitek_tddi_flash_fw_crc_check(pfw, true);
if (ret == UPDATE_PASS) {
if (ilitek_ice_mode_ctrl(DISABLE, mcu) < 0) {
ipio_err("Disable ice mode failed, call reset instead\n");
if (ilitek_tddi_reset_ctrl(idev->reset) < 0) {
ipio_err("TP reset failed during flash progam\n");
return -EFW_REST;
}
return UPDATE_PASS;
}
return UPDATE_PASS;
} else {
ipio_info("Flash FW and target file FW are different, do upgrade\n");
}
ret = ilitek_tddi_fw_flash_erase(mcu);
if (ret == UPDATE_FAIL)
return -EFW_ERASE;
ret = ilitek_tddi_fw_flash_program(pfw);
if (ret == UPDATE_FAIL)
return -EFW_PROGRAM;
ret = ilitek_tddi_flash_fw_crc_check(pfw, false);
if (ret == UPDATE_FAIL)
return -EFW_CRC;
/* We do have to reset chip in order to move new code from flash to iram. */
if (ilitek_tddi_reset_ctrl(idev->reset) < 0) {
ipio_err("TP reset failed after flash progam\n");
ret = -EFW_REST;
}
return ret;
}
static int ilitek_fw_calc_file_crc(u8 *pfw)
{
int i;
u32 ex_addr, data_crc, file_crc;
for (i = 0; i <= FW_BLOCK_INFO_NUM; i++) {
if (fbi[i].end == 0)
continue;
ex_addr = fbi[i].end;
data_crc = CalculateCRC32(fbi[i].start, fbi[i].len - 4, pfw);
file_crc = pfw[ex_addr - 3] << 24 | pfw[ex_addr - 2] << 16 | pfw[ex_addr - 1] << 8 | pfw[ex_addr];
ipio_debug("data crc = %x, file crc = %x\n", data_crc, file_crc);
if (data_crc != file_crc) {
ipio_err("Content of fw file is broken. (%d, %x, %x)\n",
i, data_crc, file_crc);
return -1;
}
}
ipio_info("Content of fw file is correct\n");
return 0;
}
static void ilitek_tddi_fw_update_block_info(u8 *pfw)
{
u32 fw_info_addr = 0, fw_mp_ver_addr = 0;
fbi[AP].name = "AP";
fbi[DATA].name = "DATA";
fbi[TUNING].name = "TUNING";
fbi[MP].name = "MP";
fbi[GESTURE].name = "GESTURE";
/* upgrade mode define */
fbi[DATA].mode = fbi[AP].mode = fbi[TUNING].mode = AP;
fbi[MP].mode = MP;
fbi[GESTURE].mode = GESTURE;
/* copy fw info */
fw_info_addr = fbi[AP].end - INFO_HEX_ST_ADDR;
ipio_info("Parsing hex info start addr = 0x%x\n", fw_info_addr);
ipio_memcpy(idev->fw_info, pfw + fw_info_addr, sizeof(idev->fw_info), sizeof(idev->fw_info));
/* copy fw mp ver */
fw_mp_ver_addr = fbi[MP].end - INFO_MP_HEX_ADDR;
ipio_info("Parsing hex mp ver addr = 0x%x\n", fw_mp_ver_addr);
ipio_memcpy(idev->fw_mp_ver, pfw + fw_mp_ver_addr, sizeof(idev->fw_mp_ver), sizeof(idev->fw_mp_ver));
/* copy fw core ver */
idev->chip->core_ver = (idev->fw_info[68] << 24) | (idev->fw_info[69] << 16) |
(idev->fw_info[70] << 8) | idev->fw_info[71];
ipio_info("New FW Core version = %x\n", idev->chip->core_ver);
/* Get hex fw vers */
tfd.new_fw_cb = (idev->fw_info[48] << 24) | (idev->fw_info[49] << 16) |
(idev->fw_info[50] << 8) | idev->fw_info[51];
/* Get hex report info block*/
ipio_memcpy(&idev->rib, idev->fw_info, sizeof(idev->rib), sizeof(idev->rib));
ipio_info("report_info_block : nReportByPixel = %d, nIsHostDownload = %d, nIsSPIICE = %d, nIsSPISLAVE = %d\n",
idev->rib.nReportByPixel, idev->rib.nIsHostDownload, idev->rib.nIsSPIICE, idev->rib.nIsSPISLAVE);
ipio_info("report_info_block : nIsI2C = %d, nReserved00 = %d, nReserved01 = %x, nReserved02 = %x, nReserved03 = %x\n",
idev->rib.nIsI2C, idev->rib.nReserved00, idev->rib.nReserved01, idev->rib.nReserved02, idev->rib.nReserved03);
/* Calculate update address */
ipio_info("New FW ver = 0x%x\n", tfd.new_fw_cb);
ipio_info("star_addr = 0x%06X, end_addr = 0x%06X, Block Num = %d\n", tfd.start_addr, tfd.end_addr, tfd.block_number);
}
static int ilitek_tddi_fw_ili_convert(u8 *pfw)
{
int i = 0, block_enable = 0, num = 0, size;
u8 block;
u32 Addr;
if (ERR_ALLOC_MEM(idev->md_fw_ili))
return -ENOMEM;
CTPM_FW = idev->md_fw_ili;
size = idev->md_fw_ili_size;
if (size < ILI_FILE_HEADER || size > MAX_HEX_FILE_SIZE) {
ipio_err("size of ILI file is invalid\n");
return -EINVAL;
}
if (CTPM_FW[22] != 0xFF && CTPM_FW[23] != 0xFF &&
CTPM_FW[24] != 0xFF && CTPM_FW[25] != 0xFF) {
ipio_err("Invaild ILI format, abort!\n");
return -EINVAL;
}
ipio_info("Start to parse ILI file, type = %d, block_count = %d\n", CTPM_FW[32], CTPM_FW[33]);
memset(fbi, 0x0, sizeof(fbi));
tfd.start_addr = 0;
tfd.end_addr = 0;
tfd.hex_tag = 0;
block_enable = CTPM_FW[32];
if (block_enable == 0) {
tfd.hex_tag = BLOCK_TAG_AE;
goto out;
}
tfd.hex_tag = BLOCK_TAG_AF;
for (i = 0; i < FW_BLOCK_INFO_NUM; i++) {
if (((block_enable >> i) & 0x01) == 0x01) {
num = i + 1;
if (num > 5) {
fbi[num].start = (CTPM_FW[0 + (i - 5) * 6] << 16) + (CTPM_FW[1 + (i - 5) * 6] << 8) + (CTPM_FW[2 + (i - 5) * 6]);
fbi[num].end = (CTPM_FW[3 + (i - 5) * 6] << 16) + (CTPM_FW[4 + (i - 5) * 6] << 8) + (CTPM_FW[5 + (i - 5) * 6]);
fbi[num].fix_mem_start = INT_MAX;
} else {
fbi[num].start = (CTPM_FW[34 + i * 6] << 16) + (CTPM_FW[35 + i * 6] << 8) + (CTPM_FW[36 + i * 6]);
fbi[num].end = (CTPM_FW[37 + i * 6] << 16) + (CTPM_FW[38 + i * 6] << 8) + (CTPM_FW[39 + i * 6]);
fbi[num].fix_mem_start = INT_MAX;
}
if (fbi[num].start == fbi[num].end)
continue;
fbi[num].len = fbi[num].end - fbi[num].start + 1;
ipio_debug("Block[%d]: start_addr = %x, end = %x\n", num, fbi[num].start, fbi[num].end);
}
}
if ((block_enable & 0x80) == 0x80) {
for (i = 0; i < 3; i++) {
Addr = (CTPM_FW[6 + i * 4] << 16) + (CTPM_FW[7 + i * 4] << 8) + (CTPM_FW[8 + i * 4]);
block = CTPM_FW[9 + i * 4];
if ((block != 0) && (Addr != 0x000000)) {
fbi[block].fix_mem_start = Addr;
ipio_debug("Tag 0xB0: change Block[%d] to addr = 0x%x\n", block, fbi[block].fix_mem_start);
}
}
}
out:
memcpy(pfw, CTPM_FW + ILI_FILE_HEADER, size - ILI_FILE_HEADER);
if (ilitek_fw_calc_file_crc(pfw) < 0)
return -1;
tfd.block_number = CTPM_FW[33];
tfd.end_addr = size - ILI_FILE_HEADER;
return 0;
}
static int ilitek_tddi_fw_hex_convert(u8 *phex, int size, u8 *pfw)
{
int block = 0;
u32 i = 0, j = 0, k = 0, num = 0;
u32 len = 0, addr = 0, type = 0;
u32 start_addr = 0x0, end_addr = 0x0, ex_addr = 0;
u32 offset;
memset(fbi, 0x0, sizeof(fbi));
/* Parsing HEX file */
for (; i < size;) {
len = HexToDec(&phex[i + 1], 2);
addr = HexToDec(&phex[i + 3], 4);
type = HexToDec(&phex[i + 7], 2);
if (type == 0x04) {
ex_addr = HexToDec(&phex[i + 9], 4);
} else if (type == 0x02) {
ex_addr = HexToDec(&phex[i + 9], 4);
ex_addr = ex_addr >> 12;
} else if (type == BLOCK_TAG_AE || type == BLOCK_TAG_AF) {
/* insert block info extracted from hex */
tfd.hex_tag = type;
if (tfd.hex_tag == BLOCK_TAG_AF)
num = HexToDec(&phex[i + 9 + 6 + 6], 2);
else
num = block;
if (num > FW_BLOCK_INFO_NUM) {
ipio_err("ERROR! block num is larger than its define (%d, %d)\n",
num, FW_BLOCK_INFO_NUM);
return -EINVAL;
}
fbi[num].start = HexToDec(&phex[i + 9], 6);
fbi[num].end = HexToDec(&phex[i + 9 + 6], 6);
fbi[num].fix_mem_start = INT_MAX;
fbi[num].len = fbi[num].end - fbi[num].start + 1;
ipio_info("Block[%d]: start_addr = %x, end = %x", num, fbi[num].start, fbi[num].end);
block++;
} else if (type == BLOCK_TAG_B0 && tfd.hex_tag == BLOCK_TAG_AF) {
num = HexToDec(&phex[i + 9 + 6], 2);
if (num > FW_BLOCK_INFO_NUM ) {
ipio_err("ERROR! block num is larger than its define (%d, %d)\n",
num, FW_BLOCK_INFO_NUM);
return -EINVAL;
}
fbi[num].fix_mem_start = HexToDec(&phex[i + 9], 6);
ipio_info("Tag 0xB0: change Block[%d] to addr = 0x%x\n", num, fbi[num].fix_mem_start);
}
addr = addr + (ex_addr << 16);
if (phex[i + 1 + 2 + 4 + 2 + (len * 2) + 2] == 0x0D)
offset = 2;
else
offset = 1;
if (addr > MAX_HEX_FILE_SIZE) {
ipio_err("Invalid hex format %d\n", addr);
return -1;
}
if (type == 0x00) {
end_addr = addr + len;
if (addr < start_addr)
start_addr = addr;
/* fill data */
for (j = 0, k = 0; j < (len * 2); j += 2, k++)
pfw[addr + k] = HexToDec(&phex[i + 9 + j], 2);
}
i += 1 + 2 + 4 + 2 + (len * 2) + 2 + offset;
}
if (ilitek_fw_calc_file_crc(pfw) < 0)
return -1;
tfd.start_addr = start_addr;
tfd.end_addr = end_addr;
tfd.block_number = block;
return 0;
}
static int ilitek_tdd_fw_hex_open(u8 op, u8 *pfw)
{
int ret = 0, fsize = 0;
const struct firmware *fw = NULL;
struct file *f = NULL;
mm_segment_t old_fs;
loff_t pos = 0;
ipio_info("Open file method = %s, path = %s\n",
op ? "FILP_OPEN" : "REQUEST_FIRMWARE",
op ? idev->md_fw_filp_path : idev->md_fw_rq_path);
switch (op) {
case REQUEST_FIRMWARE:
if (request_firmware(&fw, idev->md_fw_rq_path, idev->dev) < 0) {
ipio_err("Request firmware failed, try again\n");
if (request_firmware(&fw, idev->md_fw_rq_path, idev->dev) < 0) {
ipio_err("Request firmware failed after retry\n");
ret = -1;
goto out;
}
}
fsize = fw->size;
ipio_info("fsize = %d\n", fsize);
if (fsize <= 0) {
ipio_err("The size of file is zero\n");
release_firmware(fw);
ret = -1;
goto out;
}
idev->tp_fw.size = 0;
idev->tp_fw.data = vmalloc(fsize);
if (ERR_ALLOC_MEM(idev->tp_fw.data)) {
ipio_err("Failed to allocate tp_fw by vmalloc, try again\n");
idev->tp_fw.data = vmalloc(fsize);
if (ERR_ALLOC_MEM(idev->tp_fw.data)) {
ipio_err("Failed to allocate tp_fw after retry\n");
release_firmware(fw);
ret = -ENOMEM;
goto out;
}
}
/* Copy fw data got from request_firmware to global */
ipio_memcpy((u8 *)idev->tp_fw.data, fw->data, fsize * sizeof(*fw->data), fsize);
idev->tp_fw.size = fsize;
release_firmware(fw);
break;
case FILP_OPEN:
f = filp_open(idev->md_fw_filp_path, O_RDONLY, 0644);
if (ERR_ALLOC_MEM(f)) {
ipio_err("Failed to open the file at %ld\n", PTR_ERR(f));
ret = -1;
goto out;
}
fsize = f->f_inode->i_size;
ipio_info("fsize = %d\n", fsize);
if (fsize <= 0) {
ipio_err("The size of file is invaild\n");
filp_close(f, NULL);
ret = -1;
goto out;
}
ipio_vfree((void **)&(idev->tp_fw.data));
idev->tp_fw.size = 0;
idev->tp_fw.data = vmalloc(fsize);
if (ERR_ALLOC_MEM(idev->tp_fw.data)) {
ipio_err("Failed to allocate tp_fw by vmalloc, try again\n");
idev->tp_fw.data = vmalloc(fsize);
if (ERR_ALLOC_MEM(idev->tp_fw.data)) {
ipio_err("Failed to allocate tp_fw after retry\n");
filp_close(f, NULL);
ret = -ENOMEM;
goto out;
}
}
/* ready to map user's memory to obtain data by reading files */
old_fs = get_fs();
set_fs(get_ds());
set_fs(KERNEL_DS);
pos = 0;
vfs_read(f, (u8 *)idev->tp_fw.data, fsize, &pos);
set_fs(old_fs);
filp_close(f, NULL);
idev->tp_fw.size = fsize;
break;
default:
ipio_err("Unknown open file method, %d\n", op);
break;
}
if (ERR_ALLOC_MEM(idev->tp_fw.data) || idev->tp_fw.size <= 0) {
ipio_err("fw data/size is invaild\n");
ret = -1;
goto out;
}
/* Convert hex and copy data from tp_fw.data to pfw */
if (ilitek_tddi_fw_hex_convert((u8 *)idev->tp_fw.data, idev->tp_fw.size, pfw) < 0) {
ipio_err("Convert hex file failed\n");
ret = -1;
}
out:
ipio_vfree((void **)&(idev->tp_fw.data));
return ret;
}
int ilitek_tddi_fw_upgrade(int op)
{
int i, ret = 0, retry = 3;
if (!idev->boot || idev->force_fw_update || ERR_ALLOC_MEM(pfw)) {
if (ERR_ALLOC_MEM(pfw)) {
ipio_vfree((void **)&pfw);
pfw = vmalloc(MAX_HEX_FILE_SIZE * sizeof(u8));
if (ERR_ALLOC_MEM(pfw)) {
ipio_err("Failed to allocate pfw memory, %ld\n", PTR_ERR(pfw));
ipio_vfree((void **)&pfw);
ret = -ENOMEM;
goto out;
}
}
for (i = 0; i < MAX_HEX_FILE_SIZE; i++)
pfw[i] = 0xFF;
if (ilitek_tdd_fw_hex_open(op, pfw) < 0) {
ipio_err("Open hex file fail, try upgrade from ILI file\n");
/*
* Users might not be aware of a broken hex file when recovering
* fw from ILI file. We should force them to check
* hex files they attempt to update via device node.
*/
if (idev->node_update) {
ipio_err("Ignore update from ILI file\n");
ipio_vfree((void **)&pfw);
return -EFW_CONVERT_FILE;
}
if (ilitek_tddi_fw_ili_convert(pfw) < 0) {
ipio_err("Convert ILI file error\n");
ret = -EFW_CONVERT_FILE;
goto out;
}
}
ilitek_tddi_fw_update_block_info(pfw);
if (idev->chip->core_ver >= CORE_VER_1470 && idev->rib.nIsHostDownload == 1) {
ipio_err("hex file interface no match error\n");
ret = -EFW_INTERFACE;
goto out;
}
}
do {
ret = ilitek_tddi_fw_flash_upgrade(pfw, OFF);
if (ret == UPDATE_PASS)
break;
ipio_err("Upgrade failed, do retry!\n");
} while (--retry > 0);
if (ret != UPDATE_PASS) {
ipio_err("Failed to upgrade fw %d times, erasing flash\n", retry);
if (ilitek_tddi_fw_flash_erase(OFF) < 0)
ipio_err("Failed to erase flash\n");
if (ilitek_tddi_reset_ctrl(idev->reset) < 0)
ipio_err("TP reset failed after erase flash\n");
}
out:
if (ret < 0)
idev->info_from_hex = DISABLE;
if (atomic_read(&idev->ice_stat))
ilitek_ice_mode_ctrl(DISABLE, OFF);
ilitek_tddi_ic_get_core_ver();
ilitek_tddi_ic_get_protocl_ver();
ilitek_tddi_ic_get_fw_ver();
ilitek_tddi_ic_get_tp_info();
ilitek_tddi_ic_get_panel_info();
ilitek_tddi_ic_func_ctrl_reset();
if (!idev->info_from_hex)
idev->info_from_hex = ENABLE;
return ret;
}
struct flash_table {
u16 mid;
u16 dev_id;
int mem_size;
int program_page;
int sector;
} flashtab[] = {
[0] = {0x00, 0x0000, (256 * K), 256, (4 * K)}, /* Default */
[1] = {0xEF, 0x6011, (128 * K), 256, (4 * K)}, /* W25Q10EW */
[2] = {0xEF, 0x6012, (256 * K), 256, (4 * K)}, /* W25Q20EW */
[3] = {0xC8, 0x6012, (256 * K), 256, (4 * K)}, /* GD25LQ20B */
[4] = {0xC8, 0x6013, (512 * K), 256, (4 * K)}, /* GD25LQ40 */
[5] = {0x85, 0x6013, (4 * M), 256, (4 * K)},
[6] = {0xC2, 0x2812, (256 * K), 256, (4 * K)},
[7] = {0x1C, 0x3812, (256 * K), 256, (4 * K)},
};
void ilitek_tddi_fw_read_flash_info(bool mcu)
{
int i = 0;
u8 buf[4] = {0};
u8 cmd = 0x9F;
u32 tmp = 0;
u16 flash_id = 0, flash_mid = 0;
bool ice = atomic_read(&idev->ice_stat);
if (!ice) {
if (ilitek_ice_mode_ctrl(ENABLE, mcu) < 0)
ipio_err("Enable ice mode failed while reading flash info\n");
}
if (ilitek_ice_mode_bit_mask_write(FLASH0_ADDR, FLASH0_reg_rx_dual, (0 << 24)) < 0)
ipio_err("Write %lu at %x failed\n", FLASH0_reg_rx_dual, FLASH0_ADDR);
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x0, 1) < 0)
ipio_err("Write cs low failed\n");
if (ilitek_ice_mode_write(FLASH1_ADDR, 0x66aa55, 3) < 0)
ipio_err("Write key failed\n");
if (ilitek_ice_mode_write(FLASH2_ADDR, cmd, 1) < 0)
ipio_err("Write 0x9F failed\n");
for (i = 0; i < ARRAY_SIZE(buf); i++) {
if (ilitek_ice_mode_write(FLASH2_ADDR, 0xFF, 1) < 0)
ipio_err("Write dummy failed\n");
if (ilitek_ice_mode_read(FLASH4_ADDR, &tmp, sizeof(u8)) < 0)
ipio_err("Read flash info error\n");
buf[i] = tmp;
}
if (ilitek_ice_mode_write(FLASH_BASED_ADDR, 0x1, 1) < 0)
ipio_err("Write cs high failed\n"); /* CS high */
flash_mid = buf[0];
flash_id = buf[1] << 8 | buf[2];
for (i = 0; i < ARRAY_SIZE(flashtab); i++) {
if (flash_mid == flashtab[i].mid && flash_id == flashtab[i].dev_id) {
idev->flash_mid = flashtab[i].mid;
idev->flash_devid = flashtab[i].dev_id;
idev->program_page = flashtab[i].program_page;
idev->flash_sector = flashtab[i].sector;
break;
}
}
if (i >= ARRAY_SIZE(flashtab)) {
ipio_info("Not found flash id in tab, use default\n");
idev->flash_mid = flashtab[0].mid;
idev->flash_devid = flashtab[0].dev_id;
idev->program_page = flashtab[0].program_page;
idev->flash_sector = flashtab[0].sector;
}
ipio_info("Flash MID = %x, Flash DEV_ID = %x\n", idev->flash_mid, idev->flash_devid);
ipio_info("Flash program page = %d\n", idev->program_page);
ipio_info("Flash sector = %d\n", idev->flash_sector);
ilitek_tddi_flash_protect(DISABLE);
if (!ice) {
if (ilitek_ice_mode_ctrl(DISABLE, mcu) < 0)
ipio_err("Disable ice mode failed while reading flash info\n");
}
}
Reference in a new issue Copy permalink