28 lines
750 B
C
28 lines
750 B
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2019 MediaTek Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DT_BINDINGS_INTERCONNECT_MTK_MT6779_EMI_H
|
||
|
|
#define __DT_BINDINGS_INTERCONNECT_MTK_MT6779_EMI_H
|
||
|
|
|
||
|
|
#define MT6779_SLAVE_DDR_EMI 0
|
||
|
|
#define MT6779_MASTER_MCUSYS 1
|
||
|
|
#define MT6779_MASTER_GPUSYS 2
|
||
|
|
#define MT6779_MASTER_MMSYS 3
|
||
|
|
#define MT6779_MASTER_MM_VPU 4
|
||
|
|
#define MT6779_MASTER_MM_DISP 5
|
||
|
|
#define MT6779_MASTER_MM_VDEC 6
|
||
|
|
#define MT6779_MASTER_MM_VENC 7
|
||
|
|
#define MT6779_MASTER_MM_CAM 8
|
||
|
|
#define MT6779_MASTER_MM_IMG 9
|
||
|
|
#define MT6779_MASTER_MM_MDP 10
|
||
|
|
#define MT6779_MASTER_VPUSYS 11
|
||
|
|
#define MT6779_MASTER_VPU_0 12
|
||
|
|
#define MT6779_MASTER_VPU_1 13
|
||
|
|
#define MT6779_MASTER_MDLASYS 14
|
||
|
|
#define MT6779_MASTER_MDLA_0 15
|
||
|
|
#define MT6779_MASTER_DEBUGSYS 16
|
||
|
|
|
||
|
|
#endif
|