94 lines
2.6 KiB
C
94 lines
2.6 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* m5307.c -- platform support for ColdFire 5307 based boards
|
||
|
|
*
|
||
|
|
* Copyright (C) 1999-2002, Greg Ungerer (gerg@snapgear.com)
|
||
|
|
* Copyright (C) 2000, Lineo (www.lineo.com)
|
||
|
|
*/
|
||
|
|
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
#include <linux/kernel.h>
|
||
|
|
#include <linux/param.h>
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/io.h>
|
||
|
|
#include <asm/machdep.h>
|
||
|
|
#include <asm/coldfire.h>
|
||
|
|
#include <asm/mcfsim.h>
|
||
|
|
#include <asm/mcfwdebug.h>
|
||
|
|
#include <asm/mcfclk.h>
|
||
|
|
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Some platforms need software versions of the GPIO data registers.
|
||
|
|
*/
|
||
|
|
unsigned short ppdata;
|
||
|
|
unsigned char ledbank = 0xff;
|
||
|
|
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
||
|
|
DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
|
||
|
|
DEFINE_CLK(mcftmr0, "mcftmr.0", MCF_BUSCLK);
|
||
|
|
DEFINE_CLK(mcftmr1, "mcftmr.1", MCF_BUSCLK);
|
||
|
|
DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
|
||
|
|
DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
|
||
|
|
DEFINE_CLK(mcfi2c0, "imx1-i2c.0", MCF_BUSCLK);
|
||
|
|
|
||
|
|
struct clk *mcf_clks[] = {
|
||
|
|
&clk_pll,
|
||
|
|
&clk_sys,
|
||
|
|
&clk_mcftmr0,
|
||
|
|
&clk_mcftmr1,
|
||
|
|
&clk_mcfuart0,
|
||
|
|
&clk_mcfuart1,
|
||
|
|
&clk_mcfi2c0,
|
||
|
|
NULL
|
||
|
|
};
|
||
|
|
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
static void __init m5307_i2c_init(void)
|
||
|
|
{
|
||
|
|
#if IS_ENABLED(CONFIG_I2C_IMX)
|
||
|
|
writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL5 | MCFSIM_ICR_PRI0,
|
||
|
|
MCFSIM_I2CICR);
|
||
|
|
mcf_mapirq2imr(MCF_IRQ_I2C0, MCFINTC_I2C);
|
||
|
|
#endif /* IS_ENABLED(CONFIG_I2C_IMX) */
|
||
|
|
}
|
||
|
|
|
||
|
|
/***************************************************************************/
|
||
|
|
|
||
|
|
void __init config_BSP(char *commandp, int size)
|
||
|
|
{
|
||
|
|
#if defined(CONFIG_NETtel) || \
|
||
|
|
defined(CONFIG_SECUREEDGEMP3) || defined(CONFIG_CLEOPATRA)
|
||
|
|
/* Copy command line from FLASH to local buffer... */
|
||
|
|
memcpy(commandp, (char *) 0xf0004000, size);
|
||
|
|
commandp[size-1] = 0;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
mach_sched_init = hw_timer_init;
|
||
|
|
|
||
|
|
/* Only support the external interrupts on their primary level */
|
||
|
|
mcf_mapirq2imr(25, MCFINTC_EINT1);
|
||
|
|
mcf_mapirq2imr(27, MCFINTC_EINT3);
|
||
|
|
mcf_mapirq2imr(29, MCFINTC_EINT5);
|
||
|
|
mcf_mapirq2imr(31, MCFINTC_EINT7);
|
||
|
|
|
||
|
|
#ifdef CONFIG_BDM_DISABLE
|
||
|
|
/*
|
||
|
|
* Disable the BDM clocking. This also turns off most of the rest of
|
||
|
|
* the BDM device. This is good for EMC reasons. This option is not
|
||
|
|
* incompatible with the memory protection option.
|
||
|
|
*/
|
||
|
|
wdebug(MCFDEBUG_CSR, MCFDEBUG_CSR_PSTCLK);
|
||
|
|
#endif
|
||
|
|
m5307_i2c_init();
|
||
|
|
}
|
||
|
|
|
||
|
|
/***************************************************************************/
|