20 lines
641 B
Plaintext
20 lines
641 B
Plaintext
|
Qualcomm Technologies, Inc. Display Clock Controller Binding
|
||
|
|
------------------------------------------------------------
|
||
|
|
|
||
|
|
Required properties :
|
||
|
|
|
||
|
|
- compatible : shall contain "qcom,sdm845-dispcc"
|
||
|
|
- reg : shall contain base register location and length.
|
||
|
|
- #clock-cells : from common clock binding, shall contain 1.
|
||
|
|
- #reset-cells : from common reset binding, shall contain 1.
|
||
|
|
- #power-domain-cells : from generic power domain binding, shall contain 1.
|
||
|
|
|
||
|
|
Example:
|
||
|
|
dispcc: clock-controller@af00000 {
|
||
|
|
compatible = "qcom,sdm845-dispcc";
|
||
|
|
reg = <0xaf00000 0x100000>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
#reset-cells = <1>;
|
||
|
|
#power-domain-cells = <1>;
|
||
|
|
};
|