96 lines
3.1 KiB
Plaintext
96 lines
3.1 KiB
Plaintext
|
* Mediatek Media Data Path
|
||
|
|
|
||
|
|
Media Data Path is used for scaling and color space conversion.
|
||
|
|
|
||
|
|
Required properties (controller node):
|
||
|
|
- compatible: "mediatek,mt8173-mdp"
|
||
|
|
- mediatek,vpu: the node of video processor unit, see
|
||
|
|
Documentation/devicetree/bindings/media/mediatek-vpu.txt for details.
|
||
|
|
|
||
|
|
Required properties (all function blocks, child node):
|
||
|
|
- compatible: Should be one of
|
||
|
|
"mediatek,mt8173-mdp-rdma" - read DMA
|
||
|
|
"mediatek,mt8173-mdp-rsz" - resizer
|
||
|
|
"mediatek,mt8173-mdp-wdma" - write DMA
|
||
|
|
"mediatek,mt8173-mdp-wrot" - write DMA with rotation
|
||
|
|
- reg: Physical base address and length of the function block register space
|
||
|
|
- clocks: device clocks, see
|
||
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
|
||
|
|
- power-domains: a phandle to the power domain, see
|
||
|
|
Documentation/devicetree/bindings/power/power_domain.txt for details.
|
||
|
|
|
||
|
|
Required properties (DMA function blocks, child node):
|
||
|
|
- compatible: Should be one of
|
||
|
|
"mediatek,mt8173-mdp-rdma"
|
||
|
|
"mediatek,mt8173-mdp-wdma"
|
||
|
|
"mediatek,mt8173-mdp-wrot"
|
||
|
|
- iommus: should point to the respective IOMMU block with master port as
|
||
|
|
argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt
|
||
|
|
for details.
|
||
|
|
|
||
|
|
Example:
|
||
|
|
mdp_rdma0: rdma@14001000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-rdma";
|
||
|
|
"mediatek,mt8173-mdp";
|
||
|
|
reg = <0 0x14001000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_RDMA0>,
|
||
|
|
<&mmsys CLK_MM_MUTEX_32K>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
iommus = <&iommu M4U_PORT_MDP_RDMA0>;
|
||
|
|
mediatek,vpu = <&vpu>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_rdma1: rdma@14002000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-rdma";
|
||
|
|
reg = <0 0x14002000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_RDMA1>,
|
||
|
|
<&mmsys CLK_MM_MUTEX_32K>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
iommus = <&iommu M4U_PORT_MDP_RDMA1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_rsz0: rsz@14003000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-rsz";
|
||
|
|
reg = <0 0x14003000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_RSZ0>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_rsz1: rsz@14004000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-rsz";
|
||
|
|
reg = <0 0x14004000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_RSZ1>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_rsz2: rsz@14005000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-rsz";
|
||
|
|
reg = <0 0x14005000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_RSZ2>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_wdma0: wdma@14006000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-wdma";
|
||
|
|
reg = <0 0x14006000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_WDMA>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
iommus = <&iommu M4U_PORT_MDP_WDMA>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_wrot0: wrot@14007000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-wrot";
|
||
|
|
reg = <0 0x14007000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
iommus = <&iommu M4U_PORT_MDP_WROT0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mdp_wrot1: wrot@14008000 {
|
||
|
|
compatible = "mediatek,mt8173-mdp-wrot";
|
||
|
|
reg = <0 0x14008000 0 0x1000>;
|
||
|
|
clocks = <&mmsys CLK_MM_MDP_WROT1>;
|
||
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>;
|
||
|
|
iommus = <&iommu M4U_PORT_MDP_WROT1>;
|
||
|
|
};
|