138 lines
3.7 KiB
C
138 lines
3.7 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2019 MediaTek Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DRAMC_H__
|
||
|
|
#define __DRAMC_H__
|
||
|
|
|
||
|
|
/* Registers define */
|
||
|
|
#define PDEF_DRAMC0_CHA_REG_0E4 IOMEM((DRAMC_AO_CHA_BASE_ADDR + 0x00e4))
|
||
|
|
#define PDEF_DRAMC0_CHA_REG_010 IOMEM((DRAMC_AO_CHA_BASE_ADDR + 0x0010))
|
||
|
|
#define PDEF_SPM_AP_SEMAPHORE IOMEM((SLEEP_BASE_ADDR + 0x428))
|
||
|
|
#define PDEF_SPM_DVFS_TIMESTAMP IOMEM((SLEEP_BASE_ADDR + 0x658))
|
||
|
|
#define PDEF_SPM_TX_TIMESTAMP IOMEM((SLEEP_BASE_ADDR + 0x65C))
|
||
|
|
#define PDEF_SYS_TIMER IOMEM((SYS_TIMER_BASE_ADDR + 0x8))
|
||
|
|
|
||
|
|
/* Define */
|
||
|
|
#define DUAL_FREQ_HIGH 900
|
||
|
|
#define DUAL_FREQ_LOW 650
|
||
|
|
#define DATA_RATE_THRESHOLD 15
|
||
|
|
#define MPLL_CON0_OFFSET 0x280
|
||
|
|
#define MPLL_CON1_OFFSET 0x284
|
||
|
|
#define MEMPLL5_OFFSET 0x614
|
||
|
|
#define DRAMC_ACTIM1 (0x1e8)
|
||
|
|
#define TB_DRAM_SPEED
|
||
|
|
#define DUAL_FREQ_DIFF_RLWL /* If defined, need to set MR2 in dramcinit.*/
|
||
|
|
#define DMA_GDMA_LEN_MAX_MASK (0x000FFFFF)
|
||
|
|
#define DMA_GSEC_EN_BIT (0x00000001)
|
||
|
|
#define DMA_INT_EN_BIT (0x00000001)
|
||
|
|
#define DMA_INT_FLAG_CLR_BIT (0x00000000)
|
||
|
|
#define LPDDR3_MODE_REG_2_LOW 0x00140002 /*RL6 WL3.*/
|
||
|
|
#define LPDDR2_MODE_REG_2_LOW 0x00040002 /*RL6 WL3.*/
|
||
|
|
|
||
|
|
#define DRAMC_REG_MRS 0x088
|
||
|
|
#define DRAMC_REG_PADCTL4 0x0e4
|
||
|
|
#define DRAMC_REG_LPDDR2_3 0x1e0
|
||
|
|
#define DRAMC_REG_SPCMD 0x1e4
|
||
|
|
#define DRAMC_REG_ACTIM1 0x1e8
|
||
|
|
#define DRAMC_REG_RRRATE_CTL 0x1f4
|
||
|
|
#define DRAMC_REG_MRR_CTL 0x1fc
|
||
|
|
#define DRAMC_REG_SPCMDRESP 0x3b8
|
||
|
|
#define PATTERN1 0x5A5A5A5A
|
||
|
|
#define PATTERN2 0xA5A5A5A5
|
||
|
|
|
||
|
|
|
||
|
|
#define LAST_DRAMC
|
||
|
|
#ifdef LAST_DRAMC
|
||
|
|
#define LAST_DRAMC_IP_BASED
|
||
|
|
|
||
|
|
#define LAST_DRAMC_SRAM_SIZE (20)
|
||
|
|
#define DRAMC_STORAGE_API_ERR_OFFSET (8)
|
||
|
|
|
||
|
|
#define STORAGE_READ_API_MASK (0xf)
|
||
|
|
#define ERR_PL_UPDATED (0x4)
|
||
|
|
|
||
|
|
void *mt_emi_base_get(void);
|
||
|
|
unsigned int mt_dramc_chn_get(unsigned int emi_cona);
|
||
|
|
unsigned int mt_dramc_chp_get(unsigned int emi_cona);
|
||
|
|
phys_addr_t mt_dramc_rankbase_get(unsigned int rank);
|
||
|
|
unsigned int mt_dramc_ta_support_ranks(void);
|
||
|
|
phys_addr_t mt_dramc_ta_reserve_addr(unsigned int rank);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
|
||
|
|
/* Sysfs config */
|
||
|
|
/*We use GPT to measurement how many clk pass in 100us*/
|
||
|
|
|
||
|
|
#ifdef CONFIG_MTK_MEMORY_LOWPOWER
|
||
|
|
extern int __init acquire_buffer_from_memory_lowpower(phys_addr_t *addr);
|
||
|
|
#else
|
||
|
|
static inline int acquire_buffer_from_memory_lowpower(phys_addr_t *addr) { return -3; }
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DRAMC API config */
|
||
|
|
void *mt_dramc_chn_base_get(int channel);
|
||
|
|
void *mt_dramc_nao_chn_base_get(int channel);
|
||
|
|
void *mt_ddrphy_chn_base_get(int channel);
|
||
|
|
void *mt_ddrphy_nao_chn_base_get(int channel);
|
||
|
|
|
||
|
|
/*void get_mempll_table_info(u32 *high_addr, u32 *low_addr, u32 *num);*/
|
||
|
|
unsigned int get_dram_data_rate(void);
|
||
|
|
unsigned int read_dram_temperature(unsigned char channel);
|
||
|
|
/*void sync_hw_gating_value(void);*/
|
||
|
|
/*unsigned int is_one_pll_mode(void);*/
|
||
|
|
int dram_steps_freq(unsigned int step);
|
||
|
|
unsigned int get_shuffle_status(void);
|
||
|
|
int get_ddr_type(void);
|
||
|
|
int get_emi_ch_num(void);
|
||
|
|
int dram_can_support_fh(void);
|
||
|
|
unsigned int ucDram_Register_Read(unsigned int u4reg_addr);
|
||
|
|
unsigned int lpDram_Register_Read(unsigned int Reg_base, unsigned int Offset);
|
||
|
|
int enter_pasr_dpd_config(unsigned char segment_rank0,
|
||
|
|
unsigned char segment_rank1);
|
||
|
|
int exit_pasr_dpd_config(void);
|
||
|
|
void del_zqcs_timer(void);
|
||
|
|
void add_zqcs_timer(void);
|
||
|
|
unsigned int mt_dramc_ta_addr_set(unsigned int rank, unsigned int temp_addr);
|
||
|
|
unsigned int platform_support_dram_type(void);
|
||
|
|
|
||
|
|
enum DDRTYPE {
|
||
|
|
TYPE_LPDDR3 = 1,
|
||
|
|
TYPE_LPDDR4,
|
||
|
|
TYPE_LPDDR4X,
|
||
|
|
TYPE_LPDDR2
|
||
|
|
};
|
||
|
|
|
||
|
|
enum DRAM_MODE {
|
||
|
|
NORMAL_MODE = 0,
|
||
|
|
BYTE_MODE,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum {
|
||
|
|
DRAM_OK = 0,
|
||
|
|
DRAM_FAIL
|
||
|
|
}; /* DRAM status type */
|
||
|
|
|
||
|
|
enum {
|
||
|
|
DRAMC_NAO_CHA = 0,
|
||
|
|
DRAMC_NAO_CHB,
|
||
|
|
DRAMC_AO_CHA,
|
||
|
|
DRAMC_AO_CHB,
|
||
|
|
PHY_NAO_CHA,
|
||
|
|
PHY_NAO_CHB,
|
||
|
|
PHY_AO_CHA,
|
||
|
|
PHY_AO_CHB
|
||
|
|
}; /* RegBase */
|
||
|
|
|
||
|
|
enum RANKNUM {
|
||
|
|
SINGLE_RANK = 1,
|
||
|
|
DUAL_RANK,
|
||
|
|
};
|
||
|
|
enum {
|
||
|
|
CHANNEL_A = 0,
|
||
|
|
CHANNEL_MAX
|
||
|
|
}; /* DRAM_CHANNEL_T */
|
||
|
|
|
||
|
|
#endif /*__WDT_HW_H__*/
|