178 lines
5 KiB
Plaintext
178 lines
5 KiB
Plaintext
|
config ARCH_HAS_RESET_CONTROLLER
|
||
|
|
bool
|
||
|
|
|
||
|
|
menuconfig RESET_CONTROLLER
|
||
|
|
bool "Reset Controller Support"
|
||
|
|
default y if ARCH_HAS_RESET_CONTROLLER
|
||
|
|
help
|
||
|
|
Generic Reset Controller support.
|
||
|
|
|
||
|
|
This framework is designed to abstract reset handling of devices
|
||
|
|
via GPIOs or SoC-internal reset controller modules.
|
||
|
|
|
||
|
|
If unsure, say no.
|
||
|
|
|
||
|
|
if RESET_CONTROLLER
|
||
|
|
|
||
|
|
config RESET_A10SR
|
||
|
|
tristate "Altera Arria10 System Resource Reset"
|
||
|
|
depends on MFD_ALTERA_A10SR
|
||
|
|
help
|
||
|
|
This option enables support for the external reset functions for
|
||
|
|
peripheral PHYs on the Altera Arria10 System Resource Chip.
|
||
|
|
|
||
|
|
config RESET_ATH79
|
||
|
|
bool "AR71xx Reset Driver" if COMPILE_TEST
|
||
|
|
default ATH79
|
||
|
|
help
|
||
|
|
This enables the ATH79 reset controller driver that supports the
|
||
|
|
AR71xx SoC reset controller.
|
||
|
|
|
||
|
|
config RESET_AXS10X
|
||
|
|
bool "AXS10x Reset Driver" if COMPILE_TEST
|
||
|
|
default ARC_PLAT_AXS10X
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for AXS10x.
|
||
|
|
|
||
|
|
config RESET_BERLIN
|
||
|
|
bool "Berlin Reset Driver" if COMPILE_TEST
|
||
|
|
default ARCH_BERLIN
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for Marvell Berlin SoCs.
|
||
|
|
|
||
|
|
config RESET_HSDK
|
||
|
|
bool "Synopsys HSDK Reset Driver"
|
||
|
|
depends on HAS_IOMEM
|
||
|
|
depends on ARC_SOC_HSDK || COMPILE_TEST
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for HSDK board.
|
||
|
|
|
||
|
|
config RESET_IMX7
|
||
|
|
bool "i.MX7 Reset Driver" if COMPILE_TEST
|
||
|
|
depends on HAS_IOMEM
|
||
|
|
default SOC_IMX7D
|
||
|
|
select MFD_SYSCON
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for i.MX7 SoCs.
|
||
|
|
|
||
|
|
config RESET_LANTIQ
|
||
|
|
bool "Lantiq XWAY Reset Driver" if COMPILE_TEST
|
||
|
|
default SOC_TYPE_XWAY
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for Lantiq / Intel XWAY SoCs.
|
||
|
|
|
||
|
|
config RESET_LPC18XX
|
||
|
|
bool "LPC18xx/43xx Reset Driver" if COMPILE_TEST
|
||
|
|
default ARCH_LPC18XX
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for NXP LPC18xx/43xx SoCs.
|
||
|
|
|
||
|
|
config RESET_MESON
|
||
|
|
bool "Meson Reset Driver" if COMPILE_TEST
|
||
|
|
default ARCH_MESON
|
||
|
|
help
|
||
|
|
This enables the reset driver for Amlogic Meson SoCs.
|
||
|
|
|
||
|
|
config RESET_MESON_AUDIO_ARB
|
||
|
|
tristate "Meson Audio Memory Arbiter Reset Driver"
|
||
|
|
depends on ARCH_MESON || COMPILE_TEST
|
||
|
|
help
|
||
|
|
This enables the reset driver for Audio Memory Arbiter of
|
||
|
|
Amlogic's A113 based SoCs
|
||
|
|
|
||
|
|
config RESET_OXNAS
|
||
|
|
bool
|
||
|
|
|
||
|
|
config RESET_PISTACHIO
|
||
|
|
bool "Pistachio Reset Driver" if COMPILE_TEST
|
||
|
|
default MACH_PISTACHIO
|
||
|
|
help
|
||
|
|
This enables the reset driver for ImgTec Pistachio SoCs.
|
||
|
|
|
||
|
|
config RESET_QCOM_AOSS
|
||
|
|
bool "Qcom AOSS Reset Driver"
|
||
|
|
depends on ARCH_QCOM || COMPILE_TEST
|
||
|
|
help
|
||
|
|
This enables the AOSS (always on subsystem) reset driver
|
||
|
|
for Qualcomm SDM845 SoCs. Say Y if you want to control
|
||
|
|
reset signals provided by AOSS for Modem, Venus, ADSP,
|
||
|
|
GPU, Camera, Wireless, Display subsystem. Otherwise, say N.
|
||
|
|
|
||
|
|
config RESET_SIMPLE
|
||
|
|
bool "Simple Reset Controller Driver" if COMPILE_TEST
|
||
|
|
default ARCH_SOCFPGA || ARCH_STM32 || ARCH_STRATIX10 || ARCH_SUNXI || ARCH_ZX || ARCH_ASPEED
|
||
|
|
help
|
||
|
|
This enables a simple reset controller driver for reset lines that
|
||
|
|
that can be asserted and deasserted by toggling bits in a contiguous,
|
||
|
|
exclusive register space.
|
||
|
|
|
||
|
|
Currently this driver supports:
|
||
|
|
- Altera SoCFPGAs
|
||
|
|
- ASPEED BMC SoCs
|
||
|
|
- RCC reset controller in STM32 MCUs
|
||
|
|
- Allwinner SoCs
|
||
|
|
- ZTE's zx2967 family
|
||
|
|
|
||
|
|
config RESET_STM32MP157
|
||
|
|
bool "STM32MP157 Reset Driver" if COMPILE_TEST
|
||
|
|
default MACH_STM32MP157
|
||
|
|
help
|
||
|
|
This enables the RCC reset controller driver for STM32 MPUs.
|
||
|
|
|
||
|
|
config RESET_SUNXI
|
||
|
|
bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
|
||
|
|
default ARCH_SUNXI
|
||
|
|
select RESET_SIMPLE
|
||
|
|
help
|
||
|
|
This enables the reset driver for Allwinner SoCs.
|
||
|
|
|
||
|
|
config RESET_TI_SCI
|
||
|
|
tristate "TI System Control Interface (TI-SCI) reset driver"
|
||
|
|
depends on TI_SCI_PROTOCOL
|
||
|
|
help
|
||
|
|
This enables the reset driver support over TI System Control Interface
|
||
|
|
available on some new TI's SoCs. If you wish to use reset resources
|
||
|
|
managed by the TI System Controller, say Y here. Otherwise, say N.
|
||
|
|
|
||
|
|
config RESET_TI_SYSCON
|
||
|
|
tristate "TI SYSCON Reset Driver"
|
||
|
|
depends on HAS_IOMEM
|
||
|
|
select MFD_SYSCON
|
||
|
|
help
|
||
|
|
This enables the reset driver support for TI devices with
|
||
|
|
memory-mapped reset registers as part of a syscon device node. If
|
||
|
|
you wish to use the reset framework for such memory-mapped devices,
|
||
|
|
say Y here. Otherwise, say N.
|
||
|
|
|
||
|
|
config RESET_UNIPHIER
|
||
|
|
tristate "Reset controller driver for UniPhier SoCs"
|
||
|
|
depends on ARCH_UNIPHIER || COMPILE_TEST
|
||
|
|
depends on OF && MFD_SYSCON
|
||
|
|
default ARCH_UNIPHIER
|
||
|
|
help
|
||
|
|
Support for reset controllers on UniPhier SoCs.
|
||
|
|
Say Y if you want to control reset signals provided by System Control
|
||
|
|
block, Media I/O block, Peripheral Block.
|
||
|
|
|
||
|
|
config RESET_UNIPHIER_USB3
|
||
|
|
tristate "USB3 reset driver for UniPhier SoCs"
|
||
|
|
depends on (ARCH_UNIPHIER || COMPILE_TEST) && OF
|
||
|
|
default ARCH_UNIPHIER
|
||
|
|
select RESET_SIMPLE
|
||
|
|
help
|
||
|
|
Support for the USB3 core reset on UniPhier SoCs.
|
||
|
|
Say Y if you want to control reset signals provided by
|
||
|
|
USB3 glue layer.
|
||
|
|
|
||
|
|
config RESET_ZYNQ
|
||
|
|
bool "ZYNQ Reset Driver" if COMPILE_TEST
|
||
|
|
default ARCH_ZYNQ
|
||
|
|
help
|
||
|
|
This enables the reset controller driver for Xilinx Zynq SoCs.
|
||
|
|
|
||
|
|
source "drivers/reset/sti/Kconfig"
|
||
|
|
source "drivers/reset/hisilicon/Kconfig"
|
||
|
|
source "drivers/reset/tegra/Kconfig"
|
||
|
|
|
||
|
|
endif
|