94 lines
3.7 KiB
C
94 lines
3.7 KiB
C
/*
|
|
* NXP TDA18218HN silicon tuner driver
|
|
*
|
|
* Copyright (C) 2010 Antti Palosaari <crope@iki.fi>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef TDA18218_PRIV_H
|
|
#define TDA18218_PRIV_H
|
|
|
|
#include "tda18218.h"
|
|
|
|
#define R00_ID 0x00 /* ID byte */
|
|
#define R01_R1 0x01 /* Read byte 1 */
|
|
#define R02_R2 0x02 /* Read byte 2 */
|
|
#define R03_R3 0x03 /* Read byte 3 */
|
|
#define R04_R4 0x04 /* Read byte 4 */
|
|
#define R05_R5 0x05 /* Read byte 5 */
|
|
#define R06_R6 0x06 /* Read byte 6 */
|
|
#define R07_MD1 0x07 /* Main divider byte 1 */
|
|
#define R08_PSM1 0x08 /* PSM byte 1 */
|
|
#define R09_MD2 0x09 /* Main divider byte 2 */
|
|
#define R0A_MD3 0x0a /* Main divider byte 1 */
|
|
#define R0B_MD4 0x0b /* Main divider byte 4 */
|
|
#define R0C_MD5 0x0c /* Main divider byte 5 */
|
|
#define R0D_MD6 0x0d /* Main divider byte 6 */
|
|
#define R0E_MD7 0x0e /* Main divider byte 7 */
|
|
#define R0F_MD8 0x0f /* Main divider byte 8 */
|
|
#define R10_CD1 0x10 /* Call divider byte 1 */
|
|
#define R11_CD2 0x11 /* Call divider byte 2 */
|
|
#define R12_CD3 0x12 /* Call divider byte 3 */
|
|
#define R13_CD4 0x13 /* Call divider byte 4 */
|
|
#define R14_CD5 0x14 /* Call divider byte 5 */
|
|
#define R15_CD6 0x15 /* Call divider byte 6 */
|
|
#define R16_CD7 0x16 /* Call divider byte 7 */
|
|
#define R17_PD1 0x17 /* Power-down byte 1 */
|
|
#define R18_PD2 0x18 /* Power-down byte 2 */
|
|
#define R19_XTOUT 0x19 /* XTOUT byte */
|
|
#define R1A_IF1 0x1a /* IF byte 1 */
|
|
#define R1B_IF2 0x1b /* IF byte 2 */
|
|
#define R1C_AGC2B 0x1c /* AGC2b byte */
|
|
#define R1D_PSM2 0x1d /* PSM byte 2 */
|
|
#define R1E_PSM3 0x1e /* PSM byte 3 */
|
|
#define R1F_PSM4 0x1f /* PSM byte 4 */
|
|
#define R20_AGC11 0x20 /* AGC1 byte 1 */
|
|
#define R21_AGC12 0x21 /* AGC1 byte 2 */
|
|
#define R22_AGC13 0x22 /* AGC1 byte 3 */
|
|
#define R23_AGC21 0x23 /* AGC2 byte 1 */
|
|
#define R24_AGC22 0x24 /* AGC2 byte 2 */
|
|
#define R25_AAGC 0x25 /* Analog AGC byte */
|
|
#define R26_RC 0x26 /* RC byte */
|
|
#define R27_RSSI 0x27 /* RSSI byte */
|
|
#define R28_IRCAL1 0x28 /* IR CAL byte 1 */
|
|
#define R29_IRCAL2 0x29 /* IR CAL byte 2 */
|
|
#define R2A_IRCAL3 0x2a /* IR CAL byte 3 */
|
|
#define R2B_IRCAL4 0x2b /* IR CAL byte 4 */
|
|
#define R2C_RFCAL1 0x2c /* RF CAL byte 1 */
|
|
#define R2D_RFCAL2 0x2d /* RF CAL byte 2 */
|
|
#define R2E_RFCAL3 0x2e /* RF CAL byte 3 */
|
|
#define R2F_RFCAL4 0x2f /* RF CAL byte 4 */
|
|
#define R30_RFCAL5 0x30 /* RF CAL byte 5 */
|
|
#define R31_RFCAL6 0x31 /* RF CAL byte 6 */
|
|
#define R32_RFCAL7 0x32 /* RF CAL byte 7 */
|
|
#define R33_RFCAL8 0x33 /* RF CAL byte 8 */
|
|
#define R34_RFCAL9 0x34 /* RF CAL byte 9 */
|
|
#define R35_RFCAL10 0x35 /* RF CAL byte 10 */
|
|
#define R36_RFCALRAM1 0x36 /* RF CAL RAM byte 1 */
|
|
#define R37_RFCALRAM2 0x37 /* RF CAL RAM byte 2 */
|
|
#define R38_MARGIN 0x38 /* Margin byte */
|
|
#define R39_FMAX1 0x39 /* Fmax byte 1 */
|
|
#define R3A_FMAX2 0x3a /* Fmax byte 2 */
|
|
|
|
#define TDA18218_NUM_REGS 59
|
|
|
|
struct tda18218_priv {
|
|
struct tda18218_config *cfg;
|
|
struct i2c_adapter *i2c;
|
|
|
|
u32 if_frequency;
|
|
|
|
u8 regs[TDA18218_NUM_REGS];
|
|
};
|
|
|
|
#endif
|