1129 lines
36 KiB
C
1129 lines
36 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
* Author: Michael Hsiao <michael.hsiao@mediatek.com>
|
|
*/
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Filename:
|
|
* ---------
|
|
* mt_sco_afe_connection.c
|
|
*
|
|
* Project:
|
|
* --------
|
|
* MT6797 Audio Driver Kernel Function
|
|
*
|
|
* Description:
|
|
* ------------
|
|
* Audio register
|
|
*
|
|
* Author:
|
|
* -------
|
|
* Chipeng Chang
|
|
*
|
|
*----------------------------------------------------------------------------
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/*****************************************************************************
|
|
* C O M P I L E R F L A G S
|
|
*****************************************************************************/
|
|
|
|
/*****************************************************************************
|
|
* E X T E R N A L R E F E R E N C E S
|
|
*****************************************************************************/
|
|
|
|
#include "mtk-soc-afe-connection.h"
|
|
#include "mtk-auddrv-afe.h"
|
|
#include "mtk-auddrv-ana.h"
|
|
#include "mtk-auddrv-clk.h"
|
|
#include "mtk-auddrv-common.h"
|
|
#include "mtk-auddrv-def.h"
|
|
#include "mtk-soc-afe-control.h"
|
|
#include "mtk-soc-digital-type.h"
|
|
|
|
#include <linux/completion.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/device.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/fs.h>
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/jiffies.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/miscdevice.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/module.h>
|
|
#include <linux/mutex.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/proc_fs.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/semaphore.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/spinlock.h>
|
|
#include <linux/string.h>
|
|
#include <linux/uaccess.h>
|
|
#include <linux/vmalloc.h>
|
|
#include <linux/wait.h>
|
|
|
|
/* mutex lock */
|
|
static DEFINE_MUTEX(afe_connection_mutex);
|
|
|
|
/*
|
|
* connection of register
|
|
*/
|
|
const unsigned int
|
|
mConnectionReg[Soc_Aud_InterConnectionOutput_Num_Output] = {
|
|
AFE_CONN0, AFE_CONN1, AFE_CONN2, AFE_CONN3, AFE_CONN4,
|
|
AFE_CONN5, AFE_CONN6, AFE_CONN7, AFE_CONN8, AFE_CONN9,
|
|
AFE_CONN10, AFE_CONN11, AFE_CONN12, AFE_CONN13, AFE_CONN14,
|
|
AFE_CONN15, AFE_CONN16, AFE_CONN17, AFE_CONN18, AFE_REG_UNDEFINED,
|
|
AFE_REG_UNDEFINED, AFE_CONN21, AFE_CONN22, AFE_CONN23, AFE_CONN24,
|
|
AFE_CONN25, AFE_CONN26, AFE_CONN27, AFE_CONN28, AFE_CONN29,
|
|
AFE_CONN30, AFE_CONN31, AFE_CONN32, AFE_CONN33, AFE_CONN34,
|
|
AFE_CONN35, AFE_CONN36, AFE_CONN37, AFE_CONN38, AFE_CONN39
|
|
};
|
|
|
|
const unsigned int
|
|
mConnectionReg_1[Soc_Aud_InterConnectionOutput_Num_Output] = {
|
|
AFE_CONN0_1, AFE_CONN1_1, AFE_CONN2_1, AFE_CONN3_1, AFE_CONN4_1,
|
|
AFE_CONN5_1, AFE_CONN6_1, AFE_CONN7_1, AFE_CONN8_1, AFE_CONN9_1,
|
|
AFE_CONN10_1, AFE_CONN11_1, AFE_CONN12_1, AFE_CONN13_1, AFE_CONN14_1,
|
|
AFE_CONN15_1, AFE_CONN16_1, AFE_CONN17_1, AFE_CONN18_1,
|
|
AFE_REG_UNDEFINED, AFE_REG_UNDEFINED,
|
|
AFE_CONN21_1, AFE_CONN22_1, AFE_CONN23_1, AFE_CONN24_1,
|
|
AFE_CONN25_1, AFE_CONN26_1, AFE_CONN27_1, AFE_CONN28_1, AFE_CONN29_1,
|
|
AFE_CONN30_1, AFE_CONN31_1, AFE_CONN32_1, AFE_CONN33_1, AFE_CONN34_1,
|
|
AFE_CONN35_1, AFE_CONN36_1, AFE_CONN37_1, AFE_CONN38_1, AFE_CONN39_1
|
|
};
|
|
|
|
/*
|
|
* connection state of register
|
|
*/
|
|
static char mConnectionState
|
|
[Soc_Aud_InterConnectionInput_Num_Input]
|
|
[Soc_Aud_InterConnectionOutput_Num_Output] = { {0} };
|
|
|
|
typedef bool (*connection_function)(unsigned int);
|
|
|
|
bool SetDl1ToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdc2ToVulData2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O38);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I24,
|
|
Soc_Aud_InterConnectionOutput_O39);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToVul(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O09);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O10);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToVulData2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O38);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O39);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToDaiBtOut(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O02);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O02);
|
|
return true;
|
|
}
|
|
|
|
|
|
|
|
bool SetModem1InCh1ToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
bool SetI2s0Ch1ToModem1OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O27);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0Ch1ToModem2OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O24);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0Ch2ToModem1OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O27);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0Ch2ToModem2OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O24);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToVul(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O09);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O10);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToModem1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O07);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O08);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToModem2Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O17);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O18);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0ToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetConnsysToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I34,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I35,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetDLToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetDL2ToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetConnsysToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I34,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I35,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetConnsysToVUL2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I34,
|
|
Soc_Aud_InterConnectionOutput_O32);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I35,
|
|
Soc_Aud_InterConnectionOutput_O33);
|
|
return true;
|
|
}
|
|
|
|
bool SetHwGain1InToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I10,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I11,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetHwGain1InToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I10,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I11,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetHwGain1InToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I10,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I11,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToModemDai(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O12);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToModemDai(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O12);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh2ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I21,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I21,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh2ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I22,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I22,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1Ch1ToModem1OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O27);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1Ch1ToModem2OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O24);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I15,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I16,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetMrgI2sInToHwGain1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I15,
|
|
Soc_Aud_InterConnectionOutput_O13);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I16,
|
|
Soc_Aud_InterConnectionOutput_O14);
|
|
return true;
|
|
}
|
|
|
|
bool SetMrgI2sInToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I15,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I16,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcLchToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcLchToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcLchToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToModem2Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O17);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O18);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetDaiBtInToModem2Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I02,
|
|
Soc_Aud_InterConnectionOutput_O17);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I02,
|
|
Soc_Aud_InterConnectionOutput_O18);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToDaiBtOut(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O02);
|
|
return true;
|
|
}
|
|
|
|
bool SetAdcToModem1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I03,
|
|
Soc_Aud_InterConnectionOutput_O07);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I04,
|
|
Soc_Aud_InterConnectionOutput_O08);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetDaiBtInToModem1Out(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I02,
|
|
Soc_Aud_InterConnectionOutput_O07);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I02,
|
|
Soc_Aud_InterConnectionOutput_O08);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToDaiBtOut(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O02);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem2InCh1ToAwbCh1(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I14,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
return true;
|
|
}
|
|
|
|
bool SetModem1InCh1ToAwbCh1(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I09,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
return true;
|
|
}
|
|
|
|
bool SetDaiBtInToMemDai(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I02,
|
|
Soc_Aud_InterConnectionOutput_O11);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl1ToMrgI2sOut(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I05,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I06,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0ToVul(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O09);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O10);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl2ToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I07,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I08,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl3ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I24,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl3Ch1ToI2s1Dac(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl3ToI2s3(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I24,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl3ToI2s1Dac2(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I24,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
return true;
|
|
}
|
|
|
|
bool SetDl3ToAwb(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I23,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I24,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s2ToVulData2(unsigned int ConnectionState)
|
|
{
|
|
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I25,
|
|
Soc_Aud_InterConnectionOutput_O21);
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I26,
|
|
Soc_Aud_InterConnectionOutput_O22);
|
|
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s2ToModem2OutCh4(unsigned int ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I26,
|
|
Soc_Aud_InterConnectionOutput_O24);
|
|
return true;
|
|
}
|
|
|
|
bool SetI2s0ToawbData2(unsigned int ConnectionState)
|
|
{
|
|
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I00,
|
|
Soc_Aud_InterConnectionOutput_O38);
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I01,
|
|
Soc_Aud_InterConnectionOutput_O39);
|
|
|
|
return true;
|
|
}
|
|
|
|
|
|
bool SetI2s2ToawbData2(unsigned int ConnectionState)
|
|
{
|
|
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I25,
|
|
Soc_Aud_InterConnectionOutput_O38);
|
|
SetConnectionState(ConnectionState,
|
|
Soc_Aud_InterConnectionInput_I26,
|
|
Soc_Aud_InterConnectionOutput_O39);
|
|
|
|
return true;
|
|
}
|
|
|
|
#ifdef CONFIG_MTK_TC10_FEATURE
|
|
bool SetConnsysToHwGain2Out(uint32_t ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I34,
|
|
Soc_Aud_InterConnectionOutput_O15);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I35,
|
|
Soc_Aud_InterConnectionOutput_O16);
|
|
return true;
|
|
}
|
|
|
|
bool SetHwGain2InToVul2(uint32_t ConnectionState)
|
|
{
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I12,
|
|
Soc_Aud_InterConnectionOutput_O32);
|
|
SetConnectionState(ConnectionState, Soc_Aud_InterConnectionInput_I13,
|
|
Soc_Aud_InterConnectionOutput_O33);
|
|
return true;
|
|
}
|
|
|
|
#endif
|
|
|
|
struct connection_link_t {
|
|
unsigned int input;
|
|
unsigned int output;
|
|
connection_function connectionFunction;
|
|
};
|
|
|
|
static const struct connection_link_t mConnectionLink[] = {
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetDl1ToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetDl1ToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL2,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL_DATA2, SetAdc2ToVulData2},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL, SetAdcToVul},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL_DATA2, SetAdcToVulData2},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetDl1ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetDl1ToAwb},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetDl2ToAwb},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O, SetDl2ToModem1Out},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O, SetDl2ToModem2Out},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_DAI_BT_OUT, SetDl1ToDaiBtOut},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetModem1InCh1ToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetModem2InCh1ToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_I2S0_CH1,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O_CH4, SetI2s0Ch1ToModem1OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_I2S0_CH1,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O_CH4, SetI2s0Ch1ToModem2OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_I2S0_CH2,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O_CH4, SetI2s0Ch2ToModem1OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_I2S0_CH2,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O_CH4, SetI2s0Ch2ToModem2OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetDl2ToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetDl2ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL, SetDl2ToVul},
|
|
{Soc_Aud_AFE_IO_Block_I2S0,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetI2s0ToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_I2S_CONNSYS,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetConnsysToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetDLToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetDL2ToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_HW_GAIN1_IN,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetHwGain1InToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_HW_GAIN1_IN,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetHwGain1InToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_HW_GAIN1_IN,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetHwGain1InToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_I2S0,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetI2s0ToAwb},
|
|
{Soc_Aud_AFE_IO_Block_I2S_CONNSYS,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetConnsysToAwb},
|
|
{Soc_Aud_AFE_IO_Block_I2S_CONNSYS,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL2, SetConnsysToVUL2},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_MOD_DAI, SetModem2InCh1ToModemDai},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_MOD_DAI, SetModem1InCh1ToModemDai},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetModem2InCh1ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH2,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetModem2InCh2ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetModem1InCh1ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH2,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetModem1InCh2ToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1_CH1,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O_CH4, SetDl1Ch1ToModem1OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1_CH1,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O_CH4, SetDl1Ch1ToModem2OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetDl1ToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_MRG_I2S_IN,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN1_OUT, SetMrgI2sInToHwGain1Out},
|
|
{Soc_Aud_AFE_IO_Block_MRG_I2S_IN,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetMrgI2sInToAwb},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetAdcToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetAdcToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetAdcToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL_LCH,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetAdcLchToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL_LCH,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetAdcLchToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL_LCH,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC_2, SetAdcLchToI2s1Dac2},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O, SetAdcToModem2Out},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetModem2InCh1ToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_DAI_BT_IN,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O, SetDaiBtInToModem2Out},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_DAI_BT_OUT, SetModem2InCh1ToDaiBtOut},
|
|
{Soc_Aud_AFE_IO_Block_ADDA_UL,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O, SetAdcToModem1Out},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_I2S1_DAC, SetModem1InCh1ToI2s1Dac},
|
|
{Soc_Aud_AFE_IO_Block_DAI_BT_IN,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_1_O, SetDaiBtInToModem1Out},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_DAI_BT_OUT, SetModem1InCh1ToDaiBtOut},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB_CH1, SetModem2InCh1ToAwbCh1},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB_CH1, SetModem1InCh1ToAwbCh1},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_2_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetModem2InCh1ToAwb},
|
|
{Soc_Aud_AFE_IO_Block_MODEM_PCM_1_I_CH1,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB, SetModem1InCh1ToAwb},
|
|
{Soc_Aud_AFE_IO_Block_DAI_BT_IN,
|
|
Soc_Aud_AFE_IO_Block_MEM_DAI, SetDaiBtInToMemDai},
|
|
{Soc_Aud_AFE_IO_Block_I2S0,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL, SetI2s0ToVul},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL1,
|
|
Soc_Aud_AFE_IO_Block_MRG_I2S_OUT, SetDl1ToMrgI2sOut},
|
|
{Soc_Aud_AFE_IO_Block_MEM_DL2,
|
|
Soc_Aud_AFE_IO_Block_I2S3, SetDl2ToI2s3},
|
|
{Soc_Aud_AFE_IO_Block_I2S2,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL_DATA2, SetI2s2ToVulData2},
|
|
{Soc_Aud_AFE_IO_Block_I2S2,
|
|
Soc_Aud_AFE_IO_Block_MODEM_PCM_2_O_CH4, SetI2s2ToModem2OutCh4},
|
|
{Soc_Aud_AFE_IO_Block_I2S0,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB2,
|
|
SetI2s0ToawbData2},
|
|
{Soc_Aud_AFE_IO_Block_I2S2,
|
|
Soc_Aud_AFE_IO_Block_MEM_AWB2, SetI2s2ToawbData2},
|
|
#ifdef CONFIG_MTK_TC10_FEATURE
|
|
{Soc_Aud_AFE_IO_Block_I2S_CONNSYS,
|
|
Soc_Aud_AFE_IO_Block_HW_GAIN2_OUT, SetConnsysToHwGain2Out},
|
|
{Soc_Aud_AFE_IO_Block_HW_GAIN2_IN,
|
|
Soc_Aud_AFE_IO_Block_MEM_VUL2, SetHwGain2InToVul2}
|
|
#endif
|
|
};
|
|
|
|
static const int CONNECTION_LINK_NUM = ARRAY_SIZE(mConnectionLink);
|
|
|
|
static bool CheckBitsandReg(short regaddr, char bits)
|
|
{
|
|
if (regaddr <= 0 || bits < 0) {
|
|
pr_debug("regaddr = %x bits = %d\n", regaddr, bits);
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
unsigned int GetConnectionShiftReg(unsigned int Output)
|
|
{
|
|
if (Soc_Aud_InterConnectionOutput_O32 > Output)
|
|
return AFE_CONN_RS;
|
|
else
|
|
return AFE_CONN_RS_1;
|
|
}
|
|
|
|
unsigned int GetConnectionShiftOffset(unsigned int Output)
|
|
{
|
|
if (Soc_Aud_InterConnectionOutput_O32 > Output)
|
|
return Output;
|
|
else
|
|
return (Output - Soc_Aud_InterConnectionOutput_O32);
|
|
}
|
|
|
|
bool SetConnectionState(unsigned int ConnectionState, unsigned int Input,
|
|
unsigned int Output)
|
|
{
|
|
/*
|
|
* pr_debug("SetinputConnection ConnectionState = %d
|
|
* Input = %d Output = %d\n", ConnectionState, Input, Output);
|
|
*/
|
|
int connectReg = 0;
|
|
int set_bit = 0;
|
|
|
|
connectReg = (Input < Soc_Aud_InterConnectionInput_I32
|
|
? mConnectionReg[Output]
|
|
: mConnectionReg_1[Output]);
|
|
set_bit = Input < Soc_Aud_InterConnectionInput_I32
|
|
? Input
|
|
: Input - Soc_Aud_InterConnectionInput_I32;
|
|
|
|
switch (ConnectionState) {
|
|
case Soc_Aud_InterCon_DisConnect: {
|
|
/* pr_debug("nConnectionState = %d\n", ConnectionState); */
|
|
if ((mConnectionState[Input][Output] &
|
|
Soc_Aud_InterCon_Connection) ==
|
|
Soc_Aud_InterCon_Connection) {
|
|
|
|
/* here to disconnect connect bits */
|
|
if (CheckBitsandReg(connectReg, set_bit)) {
|
|
Afe_Set_Reg(connectReg, 0, 1 << set_bit);
|
|
mConnectionState[Input][Output] &=
|
|
~(Soc_Aud_InterCon_Connection);
|
|
}
|
|
}
|
|
if ((mConnectionState[Input][Output] &
|
|
Soc_Aud_InterCon_ConnectionShift) ==
|
|
Soc_Aud_InterCon_ConnectionShift) {
|
|
|
|
/* here to disconnect connect shift bits */
|
|
if (CheckBitsandReg(AFE_CONN_RS, set_bit)) {
|
|
Afe_Set_Reg(AFE_CONN_RS, 0, 1 << set_bit);
|
|
mConnectionState[Input][Output] &=
|
|
~(Soc_Aud_InterCon_ConnectionShift);
|
|
}
|
|
}
|
|
break;
|
|
}
|
|
case Soc_Aud_InterCon_Connection: {
|
|
/* pr_debug("nConnectionState = %d\n", ConnectionState); */
|
|
if (CheckBitsandReg(connectReg, set_bit)) {
|
|
Afe_Set_Reg(connectReg, 1 << set_bit, 1 << set_bit);
|
|
mConnectionState[Input][Output] |=
|
|
Soc_Aud_InterCon_Connection;
|
|
}
|
|
break;
|
|
}
|
|
case Soc_Aud_InterCon_ConnectionShift: {
|
|
/* pr_debug("nConnectionState = %d\n", ConnectionState); */
|
|
unsigned int shiftReg = GetConnectionShiftReg(Output);
|
|
unsigned int shiftOffset = GetConnectionShiftOffset(Output);
|
|
|
|
if (CheckBitsandReg(shiftReg, Input)) {
|
|
Afe_Set_Reg(shiftReg, 1 << shiftOffset,
|
|
1 << shiftOffset);
|
|
mConnectionState[Input][Output] |=
|
|
Soc_Aud_InterCon_ConnectionShift;
|
|
}
|
|
break;
|
|
}
|
|
default:
|
|
pr_debug("no this state ConnectionState = %d\n",
|
|
ConnectionState);
|
|
break;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
EXPORT_SYMBOL(SetConnectionState);
|
|
|
|
connection_function GetConnectionFunction(unsigned int Aud_block_In,
|
|
unsigned int Aud_block_Out)
|
|
{
|
|
connection_function connectionFunction = 0;
|
|
int i = 0;
|
|
|
|
for (i = 0; i < CONNECTION_LINK_NUM; i++) {
|
|
if ((mConnectionLink[i].input == Aud_block_In) &&
|
|
(mConnectionLink[i].output == Aud_block_Out)) {
|
|
return mConnectionLink[i].connectionFunction;
|
|
}
|
|
}
|
|
return connectionFunction;
|
|
}
|
|
|
|
bool SetIntfConnectionState(unsigned int ConnectionState,
|
|
unsigned int Aud_block_In,
|
|
unsigned int Aud_block_Out)
|
|
{
|
|
bool ret = false;
|
|
connection_function connectionFunction =
|
|
GetConnectionFunction(Aud_block_In, Aud_block_Out);
|
|
|
|
if (connectionFunction == 0) {
|
|
pr_debug("no this connection function, %d, %d\n",
|
|
Aud_block_In, Aud_block_Out);
|
|
return ret;
|
|
}
|
|
return connectionFunction(ConnectionState);
|
|
}
|
|
EXPORT_SYMBOL(SetIntfConnectionState);
|
|
|
|
bool SetIntfConnectionFormat(unsigned int ConnectionFormat,
|
|
unsigned int Aud_block)
|
|
{
|
|
switch (Aud_block) {
|
|
case Soc_Aud_AFE_IO_Block_I2S3: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_I2S1_DAC: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O03);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O04);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MEM_VUL: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O09);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O10);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MEM_VUL_DATA2: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O21);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O22);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_DAI_BT_OUT: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O02);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_I2S1_DAC_2: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O28);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O29);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MEM_MOD_DAI: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O12);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MEM_AWB: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O05);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O06);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MRG_I2S_OUT: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O00);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O01);
|
|
break;
|
|
}
|
|
case Soc_Aud_AFE_IO_Block_MEM_AWB2: {
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O38);
|
|
SetoutputConnectionFormat(ConnectionFormat,
|
|
Soc_Aud_InterConnectionOutput_O39);
|
|
break;
|
|
}
|
|
default:
|
|
pr_debug("no this Aud_block = %d\n", Aud_block);
|
|
break;
|
|
}
|
|
return true;
|
|
}
|
|
EXPORT_SYMBOL(SetIntfConnectionFormat);
|