280 lines
9.1 KiB
Plaintext
280 lines
9.1 KiB
Plaintext
MediaTek Gen2 PCIe controller
|
|
|
|
Required properties:
|
|
- compatible: Should contain one of the following strings:
|
|
"mediatek,mt2701-pcie"
|
|
"mediatek,mt2712-pcie"
|
|
"mediatek,mt7622-pcie"
|
|
"mediatek,mt7623-pcie"
|
|
- device_type: Must be "pci"
|
|
- reg: Base addresses and lengths of the PCIe subsys and root ports.
|
|
- reg-names: Names of the above areas to use during resource lookup.
|
|
- #address-cells: Address representation for root ports (must be 3)
|
|
- #size-cells: Size representation for root ports (must be 2)
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- clock-names:
|
|
Mandatory entries:
|
|
- sys_ckN :transaction layer and data link layer clock
|
|
Required entries for MT2701/MT7623:
|
|
- free_ck :for reference clock of PCIe subsys
|
|
Required entries for MT2712/MT7622:
|
|
- ahb_ckN :AHB slave interface operating clock for CSR access and RC
|
|
initiated MMIO access
|
|
Required entries for MT7622:
|
|
- axi_ckN :application layer MMIO channel operating clock
|
|
- aux_ckN :pe2_mac_bridge and pe2_mac_core operating clock when
|
|
pcie_mac_ck/pcie_pipe_ck is turned off
|
|
- obff_ckN :OBFF functional block operating clock
|
|
- pipe_ckN :LTSSM and PHY/MAC layer operating clock
|
|
where N starting from 0 to one less than the number of root ports.
|
|
- phys: List of PHY specifiers (used by generic PHY framework).
|
|
- phy-names : Must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the
|
|
number of PHYs as specified in *phys* property.
|
|
- power-domains: A phandle and power domain specifier pair to the power domain
|
|
which is responsible for collapsing and restoring power to the peripheral.
|
|
- bus-range: Range of bus numbers associated with this controller.
|
|
- ranges: Ranges for the PCI memory and I/O regions.
|
|
|
|
Required properties for MT7623/MT2701:
|
|
- #interrupt-cells: Size representation for interrupts (must be 1)
|
|
- interrupt-map-mask and interrupt-map: Standard PCI IRQ mapping properties
|
|
Please refer to the standard PCI bus binding document for a more detailed
|
|
explanation.
|
|
- resets: Must contain an entry for each entry in reset-names.
|
|
See ../reset/reset.txt for details.
|
|
- reset-names: Must be "pcie-rst0", "pcie-rst1", "pcie-rstN".. based on the
|
|
number of root ports.
|
|
|
|
Required properties for MT2712/MT7622:
|
|
-interrupts: A list of interrupt outputs of the controller, must have one
|
|
entry for each PCIe port
|
|
|
|
In addition, the device tree node must have sub-nodes describing each
|
|
PCIe port interface, having the following mandatory properties:
|
|
|
|
Required properties:
|
|
- device_type: Must be "pci"
|
|
- reg: Only the first four bytes are used to refer to the correct bus number
|
|
and device number.
|
|
- #address-cells: Must be 3
|
|
- #size-cells: Must be 2
|
|
- #interrupt-cells: Must be 1
|
|
- interrupt-map-mask and interrupt-map: Standard PCI IRQ mapping properties
|
|
Please refer to the standard PCI bus binding document for a more detailed
|
|
explanation.
|
|
- ranges: Sub-ranges distributed from the PCIe controller node. An empty
|
|
property is sufficient.
|
|
- num-lanes: Number of lanes to use for this port.
|
|
|
|
Examples for MT7623:
|
|
|
|
hifsys: syscon@1a000000 {
|
|
compatible = "mediatek,mt7623-hifsys",
|
|
"mediatek,mt2701-hifsys",
|
|
"syscon";
|
|
reg = <0 0x1a000000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
pcie: pcie@1a140000 {
|
|
compatible = "mediatek,mt7623-pcie";
|
|
device_type = "pci";
|
|
reg = <0 0x1a140000 0 0x1000>, /* PCIe shared registers */
|
|
<0 0x1a142000 0 0x1000>, /* Port0 registers */
|
|
<0 0x1a143000 0 0x1000>, /* Port1 registers */
|
|
<0 0x1a144000 0 0x1000>; /* Port2 registers */
|
|
reg-names = "subsys", "port0", "port1", "port2";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0xf800 0 0 0>;
|
|
interrupt-map = <0x0000 0 0 0 &sysirq GIC_SPI 193 IRQ_TYPE_LEVEL_LOW>,
|
|
<0x0800 0 0 0 &sysirq GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>,
|
|
<0x1000 0 0 0 &sysirq GIC_SPI 195 IRQ_TYPE_LEVEL_LOW>;
|
|
clocks = <&topckgen CLK_TOP_ETHIF_SEL>,
|
|
<&hifsys CLK_HIFSYS_PCIE0>,
|
|
<&hifsys CLK_HIFSYS_PCIE1>,
|
|
<&hifsys CLK_HIFSYS_PCIE2>;
|
|
clock-names = "free_ck", "sys_ck0", "sys_ck1", "sys_ck2";
|
|
resets = <&hifsys MT2701_HIFSYS_PCIE0_RST>,
|
|
<&hifsys MT2701_HIFSYS_PCIE1_RST>,
|
|
<&hifsys MT2701_HIFSYS_PCIE2_RST>;
|
|
reset-names = "pcie-rst0", "pcie-rst1", "pcie-rst2";
|
|
phys = <&pcie0_phy PHY_TYPE_PCIE>, <&pcie1_phy PHY_TYPE_PCIE>,
|
|
<&pcie2_phy PHY_TYPE_PCIE>;
|
|
phy-names = "pcie-phy0", "pcie-phy1", "pcie-phy2";
|
|
power-domains = <&scpsys MT2701_POWER_DOMAIN_HIF>;
|
|
bus-range = <0x00 0xff>;
|
|
ranges = <0x81000000 0 0x1a160000 0 0x1a160000 0 0x00010000 /* I/O space */
|
|
0x83000000 0 0x60000000 0 0x60000000 0 0x10000000>; /* memory space */
|
|
|
|
pcie@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &sysirq GIC_SPI 193 IRQ_TYPE_LEVEL_LOW>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
};
|
|
|
|
pcie@1,0 {
|
|
reg = <0x0800 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &sysirq GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
};
|
|
|
|
pcie@2,0 {
|
|
reg = <0x1000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0>;
|
|
interrupt-map = <0 0 0 0 &sysirq GIC_SPI 195 IRQ_TYPE_LEVEL_LOW>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
};
|
|
};
|
|
|
|
Examples for MT2712:
|
|
|
|
pcie: pcie@11700000 {
|
|
compatible = "mediatek,mt2712-pcie";
|
|
device_type = "pci";
|
|
reg = <0 0x11700000 0 0x1000>,
|
|
<0 0x112ff000 0 0x1000>;
|
|
reg-names = "port0", "port1";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&topckgen CLK_TOP_PE2_MAC_P0_SEL>,
|
|
<&topckgen CLK_TOP_PE2_MAC_P1_SEL>,
|
|
<&pericfg CLK_PERI_PCIE0>,
|
|
<&pericfg CLK_PERI_PCIE1>;
|
|
clock-names = "sys_ck0", "sys_ck1", "ahb_ck0", "ahb_ck1";
|
|
phys = <&pcie0_phy PHY_TYPE_PCIE>, <&pcie1_phy PHY_TYPE_PCIE>;
|
|
phy-names = "pcie-phy0", "pcie-phy1";
|
|
bus-range = <0x00 0xff>;
|
|
ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;
|
|
|
|
pcie0: pcie@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie_intc0 0>,
|
|
<0 0 0 2 &pcie_intc0 1>,
|
|
<0 0 0 3 &pcie_intc0 2>,
|
|
<0 0 0 4 &pcie_intc0 3>;
|
|
pcie_intc0: interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
|
|
pcie1: pcie@1,0 {
|
|
reg = <0x0800 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie_intc1 0>,
|
|
<0 0 0 2 &pcie_intc1 1>,
|
|
<0 0 0 3 &pcie_intc1 2>,
|
|
<0 0 0 4 &pcie_intc1 3>;
|
|
pcie_intc1: interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
Examples for MT7622:
|
|
|
|
pcie: pcie@1a140000 {
|
|
compatible = "mediatek,mt7622-pcie";
|
|
device_type = "pci";
|
|
reg = <0 0x1a140000 0 0x1000>,
|
|
<0 0x1a143000 0 0x1000>,
|
|
<0 0x1a145000 0 0x1000>;
|
|
reg-names = "subsys", "port0", "port1";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_LOW>,
|
|
<GIC_SPI 229 IRQ_TYPE_LEVEL_LOW>;
|
|
clocks = <&pciesys CLK_PCIE_P0_MAC_EN>,
|
|
<&pciesys CLK_PCIE_P1_MAC_EN>,
|
|
<&pciesys CLK_PCIE_P0_AHB_EN>,
|
|
<&pciesys CLK_PCIE_P1_AHB_EN>,
|
|
<&pciesys CLK_PCIE_P0_AUX_EN>,
|
|
<&pciesys CLK_PCIE_P1_AUX_EN>,
|
|
<&pciesys CLK_PCIE_P0_AXI_EN>,
|
|
<&pciesys CLK_PCIE_P1_AXI_EN>,
|
|
<&pciesys CLK_PCIE_P0_OBFF_EN>,
|
|
<&pciesys CLK_PCIE_P1_OBFF_EN>,
|
|
<&pciesys CLK_PCIE_P0_PIPE_EN>,
|
|
<&pciesys CLK_PCIE_P1_PIPE_EN>;
|
|
clock-names = "sys_ck0", "sys_ck1", "ahb_ck0", "ahb_ck1",
|
|
"aux_ck0", "aux_ck1", "axi_ck0", "axi_ck1",
|
|
"obff_ck0", "obff_ck1", "pipe_ck0", "pipe_ck1";
|
|
phys = <&pcie0_phy PHY_TYPE_PCIE>, <&pcie1_phy PHY_TYPE_PCIE>;
|
|
phy-names = "pcie-phy0", "pcie-phy1";
|
|
power-domains = <&scpsys MT7622_POWER_DOMAIN_HIF0>;
|
|
bus-range = <0x00 0xff>;
|
|
ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;
|
|
|
|
pcie0: pcie@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie_intc0 0>,
|
|
<0 0 0 2 &pcie_intc0 1>,
|
|
<0 0 0 3 &pcie_intc0 2>,
|
|
<0 0 0 4 &pcie_intc0 3>;
|
|
pcie_intc0: interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
|
|
pcie1: pcie@1,0 {
|
|
reg = <0x0800 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
#interrupt-cells = <1>;
|
|
ranges;
|
|
num-lanes = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie_intc1 0>,
|
|
<0 0 0 2 &pcie_intc1 1>,
|
|
<0 0 0 3 &pcie_intc1 2>,
|
|
<0 0 0 4 &pcie_intc1 3>;
|
|
pcie_intc1: interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
};
|