1154 lines
56 KiB
C
1154 lines
56 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef _MSDC_REG_H_
|
|
#define _MSDC_REG_H_
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
/* Register Offset */
|
|
/*--------------------------------------------------------------------------*/
|
|
#define OFFSET_MSDC_CFG (0x0)
|
|
#define OFFSET_MSDC_IOCON (0x04)
|
|
#define OFFSET_MSDC_PS (0x08)
|
|
#define OFFSET_MSDC_INT (0x0c)
|
|
#define OFFSET_MSDC_INTEN (0x10)
|
|
#define OFFSET_MSDC_FIFOCS (0x14)
|
|
#define OFFSET_MSDC_TXDATA (0x18)
|
|
#define OFFSET_MSDC_RXDATA (0x1c)
|
|
#define OFFSET_SDC_CFG (0x30)
|
|
#define OFFSET_SDC_CMD (0x34)
|
|
#define OFFSET_SDC_ARG (0x38)
|
|
#define OFFSET_SDC_STS (0x3c)
|
|
#define OFFSET_SDC_RESP0 (0x40)
|
|
#define OFFSET_SDC_RESP1 (0x44)
|
|
#define OFFSET_SDC_RESP2 (0x48)
|
|
#define OFFSET_SDC_RESP3 (0x4c)
|
|
#define OFFSET_SDC_BLK_NUM (0x50)
|
|
#define OFFSET_SDC_VOL_CHG (0x54)
|
|
#define OFFSET_SDC_CSTS (0x58)
|
|
#define OFFSET_SDC_CSTS_EN (0x5c)
|
|
#define OFFSET_SDC_DCRC_STS (0x60)
|
|
#define OFFSET_SDC_ADV_CFG0 (0x64)
|
|
#define OFFSET_EMMC_CFG0 (0x70)
|
|
#define OFFSET_EMMC_CFG1 (0x74)
|
|
#define OFFSET_EMMC_STS (0x78)
|
|
#define OFFSET_EMMC_IOCON (0x7c)
|
|
#define OFFSET_SDC_ACMD_RESP (0x80)
|
|
#define OFFSET_SDC_ACMD19_TRG (0x84)
|
|
#define OFFSET_SDC_ACMD19_STS (0x88)
|
|
#define OFFSET_MSDC_DMA_SA_HIGH (0x8C)
|
|
#define OFFSET_MSDC_DMA_SA (0x90)
|
|
#define OFFSET_MSDC_DMA_CA (0x94)
|
|
#define OFFSET_MSDC_DMA_CTRL (0x98)
|
|
#define OFFSET_MSDC_DMA_CFG (0x9c)
|
|
#define OFFSET_MSDC_DBG_SEL (0xa0)
|
|
#define OFFSET_MSDC_DBG_OUT (0xa4)
|
|
#define OFFSET_MSDC_DMA_LEN (0xa8)
|
|
#define OFFSET_MSDC_PATCH_BIT0 (0xb0)
|
|
#define OFFSET_MSDC_PATCH_BIT1 (0xb4)
|
|
#define OFFSET_MSDC_PATCH_BIT2 (0xb8)
|
|
#define OFFSET_DAT0_TUNE_CRC (0xc0)
|
|
#define OFFSET_DAT1_TUNE_CRC (0xc4)
|
|
#define OFFSET_DAT2_TUNE_CRC (0xc8)
|
|
#define OFFSET_DAT3_TUNE_CRC (0xcc)
|
|
#define OFFSET_CMD_TUNE_CRC (0xd0)
|
|
#define OFFSET_SDIO_TUNE_WIND (0xd4)
|
|
#define OFFSET_MSDC_PAD_TUNE0 (0xf0)
|
|
#define OFFSET_MSDC_PAD_TUNE1 (0xf4)
|
|
#define OFFSET_MSDC_DAT_RDDLY0 (0xf8)
|
|
#define OFFSET_MSDC_DAT_RDDLY1 (0xfc)
|
|
#define OFFSET_MSDC_DAT_RDDLY2 (0x100)
|
|
#define OFFSET_MSDC_DAT_RDDLY3 (0x104)
|
|
#define OFFSET_MSDC_HW_DBG (0x110)
|
|
#define OFFSET_MSDC_VERSION (0x114)
|
|
#define OFFSET_MSDC_ECO_VER (0x118)
|
|
#define OFFSET_EMMC50_PAD_CTL0 (0x180)
|
|
#define OFFSET_EMMC50_PAD_DS_CTL0 (0x184)
|
|
#define OFFSET_EMMC50_PAD_DS_TUNE (0x188)
|
|
#define OFFSET_EMMC50_PAD_CMD_TUNE (0x18c)
|
|
#define OFFSET_EMMC50_PAD_DAT01_TUNE (0x190)
|
|
#define OFFSET_EMMC50_PAD_DAT23_TUNE (0x194)
|
|
#define OFFSET_EMMC50_PAD_DAT45_TUNE (0x198)
|
|
#define OFFSET_EMMC50_PAD_DAT67_TUNE (0x19c)
|
|
#define OFFSET_EMMC51_CFG0 (0x204)
|
|
#define OFFSET_EMMC50_CFG0 (0x208)
|
|
#define OFFSET_EMMC50_CFG1 (0x20c)
|
|
#define OFFSET_EMMC50_CFG2 (0x21c)
|
|
#define OFFSET_EMMC50_CFG3 (0x220)
|
|
#define OFFSET_EMMC50_CFG4 (0x224)
|
|
#define OFFSET_SDC_FIFO_CFG (0x228)
|
|
#define OFFSET_MSDC_AES_SEL (0x280)
|
|
|
|
/* Backup Register */
|
|
#define OFFSET_MSDC_IOCON_1 (0x300)
|
|
#define OFFSET_MSDC_PATCH_BIT0_1 (0x304)
|
|
#define OFFSET_MSDC_PATCH_BIT1_1 (0x308)
|
|
#define OFFSET_MSDC_PATCH_BIT2_1 (0x30C)
|
|
#define OFFSET_MSDC_PAD_TUNE0_1 (0x310)
|
|
#define OFFSET_MSDC_PAD_TUNE1_1 (0x314)
|
|
#define OFFSET_MSDC_DAT_RDDLY0_1 (0x318)
|
|
#define OFFSET_MSDC_DAT_RDDLY1_1 (0x31C)
|
|
#define OFFSET_MSDC_DAT_RDDLY2_1 (0x320)
|
|
#define OFFSET_MSDC_DAT_RDDLY3_1 (0x324)
|
|
#define OFFSET_EMMC50_PAD_DS_TUNE_1 (0x328)
|
|
#define OFFSET_EMMC50_PAD_CMD_TUNE_1 (0x32C)
|
|
#define OFFSET_EMMC50_PAD_DAT01_TUNE_1 (0x330)
|
|
#define OFFSET_EMMC50_PAD_DAT23_TUNE_1 (0x334)
|
|
#define OFFSET_EMMC50_PAD_DAT45_TUNE_1 (0x338)
|
|
#define OFFSET_EMMC50_PAD_DAT67_TUNE_1 (0x33C)
|
|
#define OFFSET_EMMC50_CFG0_1 (0x340)
|
|
#define OFFSET_EMMC50_CFG1_1 (0x344)
|
|
|
|
#define OFFSET_MSDC_IOCON_2 (0x348)
|
|
#define OFFSET_MSDC_PATCH_BIT0_2 (0x34C)
|
|
#define OFFSET_MSDC_PATCH_BIT1_2 (0x350)
|
|
#define OFFSET_MSDC_PATCH_BIT2_2 (0x354)
|
|
#define OFFSET_MSDC_PAD_TUNE0_2 (0x358)
|
|
#define OFFSET_MSDC_PAD_TUNE1_2 (0x35C)
|
|
#define OFFSET_MSDC_DAT_RDDLY0_2 (0x360)
|
|
#define OFFSET_MSDC_DAT_RDDLY1_2 (0x364)
|
|
#define OFFSET_MSDC_DAT_RDDLY2_2 (0x368)
|
|
#define OFFSET_MSDC_DAT_RDDLY3_2 (0x36C)
|
|
#define OFFSET_EMMC50_PAD_DS_TUNE_2 (0x370)
|
|
#define OFFSET_EMMC50_PAD_CMD_TUNE_2 (0x374)
|
|
#define OFFSET_EMMC50_PAD_DAT01_TUNE_2 (0x378)
|
|
#define OFFSET_EMMC50_PAD_DAT23_TUNE_2 (0x37C)
|
|
#define OFFSET_EMMC50_PAD_DAT45_TUNE_2 (0x380)
|
|
#define OFFSET_EMMC50_PAD_DAT67_TUNE_2 (0x384)
|
|
#define OFFSET_EMMC50_CFG0_2 (0x388)
|
|
#define OFFSET_EMMC50_CFG1_2 (0x38C)
|
|
|
|
#define OFFSET_MSDC_IOCON_3 (0x390)
|
|
#define OFFSET_MSDC_PATCH_BIT0_3 (0x394)
|
|
#define OFFSET_MSDC_PATCH_BIT1_3 (0x398)
|
|
#define OFFSET_MSDC_PATCH_BIT2_3 (0x39C)
|
|
#define OFFSET_MSDC_PAD_TUNE0_3 (0x3A0)
|
|
#define OFFSET_MSDC_PAD_TUNE1_3 (0x3A4)
|
|
#define OFFSET_MSDC_DAT_RDDLY0_3 (0x3A8)
|
|
#define OFFSET_MSDC_DAT_RDDLY1_3 (0x3AC)
|
|
#define OFFSET_MSDC_DAT_RDDLY2_3 (0x3B0)
|
|
#define OFFSET_MSDC_DAT_RDDLY3_3 (0x3B4)
|
|
#define OFFSET_EMMC50_PAD_DS_TUNE_3 (0x3B8)
|
|
#define OFFSET_EMMC50_PAD_CMD_TUNE_3 (0x3BC)
|
|
#define OFFSET_EMMC50_PAD_DAT01_TUNE_3 (0x3C0)
|
|
#define OFFSET_EMMC50_PAD_DAT23_TUNE_3 (0x3C4)
|
|
#define OFFSET_EMMC50_PAD_DAT45_TUNE_3 (0x3C8)
|
|
#define OFFSET_EMMC50_PAD_DAT67_TUNE_3 (0x3CC)
|
|
#define OFFSET_EMMC50_CFG0_3 (0x3D0)
|
|
#define OFFSET_EMMC50_CFG1_3 (0x3D4)
|
|
|
|
#define OFFSET_MSDC_IOCON_4 (0x3D8)
|
|
#define OFFSET_MSDC_PATCH_BIT0_4 (0x3DC)
|
|
#define OFFSET_MSDC_PATCH_BIT1_4 (0x3E0)
|
|
#define OFFSET_MSDC_PATCH_BIT2_4 (0x3E4)
|
|
#define OFFSET_MSDC_PAD_TUNE0_4 (0x3E8)
|
|
#define OFFSET_MSDC_PAD_TUNE1_4 (0x3EC)
|
|
#define OFFSET_MSDC_DAT_RDDLY0_4 (0x3F0)
|
|
#define OFFSET_MSDC_DAT_RDDLY1_4 (0x3F4)
|
|
#define OFFSET_MSDC_DAT_RDDLY2_4 (0x3F8)
|
|
#define OFFSET_MSDC_DAT_RDDLY3_4 (0x3FC)
|
|
#define OFFSET_EMMC50_PAD_DS_TUNE_4 (0x400)
|
|
#define OFFSET_EMMC50_PAD_CMD_TUNE_4 (0x404)
|
|
#define OFFSET_EMMC50_PAD_DAT01_TUNE_4 (0x408)
|
|
#define OFFSET_EMMC50_PAD_DAT23_TUNE_4 (0x40C)
|
|
#define OFFSET_EMMC50_PAD_DAT45_TUNE_4 (0x410)
|
|
#define OFFSET_EMMC50_PAD_DAT67_TUNE_4 (0x414)
|
|
#define OFFSET_EMMC50_CFG0_4 (0x418)
|
|
#define OFFSET_EMMC50_CFG1_4 (0x41C)
|
|
|
|
|
|
#define OFFSET_EMMC52_AES_EN (0x600)
|
|
#define OFFSET_EMMC52_AES_CFG_GP0 (0x604)
|
|
#define OFFSET_EMMC52_AES_IV0_GP0 (0x610)
|
|
#define OFFSET_EMMC52_AES_IV1_GP0 (0x614)
|
|
#define OFFSET_EMMC52_AES_IV2_GP0 (0x618)
|
|
#define OFFSET_EMMC52_AES_IV3_GP0 (0x61c)
|
|
#define OFFSET_EMMC52_AES_CTR0_GP0 (0x620)
|
|
#define OFFSET_EMMC52_AES_CTR1_GP0 (0x624)
|
|
#define OFFSET_EMMC52_AES_CTR2_GP0 (0x628)
|
|
#define OFFSET_EMMC52_AES_CTR3_GP0 (0x62c)
|
|
#define OFFSET_EMMC52_AES_KEY0_GP0 (0x630)
|
|
#define OFFSET_EMMC52_AES_KEY1_GP0 (0x634)
|
|
#define OFFSET_EMMC52_AES_KEY2_GP0 (0x638)
|
|
#define OFFSET_EMMC52_AES_KEY3_GP0 (0x63c)
|
|
#define OFFSET_EMMC52_AES_KEY4_GP0 (0x640)
|
|
#define OFFSET_EMMC52_AES_KEY5_GP0 (0x644)
|
|
#define OFFSET_EMMC52_AES_KEY6_GP0 (0x648)
|
|
#define OFFSET_EMMC52_AES_KEY7_GP0 (0x64c)
|
|
#define OFFSET_EMMC52_AES_TKEY0_GP0 (0x650)
|
|
#define OFFSET_EMMC52_AES_TKEY1_GP0 (0x654)
|
|
#define OFFSET_EMMC52_AES_TKEY2_GP0 (0x658)
|
|
#define OFFSET_EMMC52_AES_TKEY3_GP0 (0x65c)
|
|
#define OFFSET_EMMC52_AES_TKEY4_GP0 (0x660)
|
|
#define OFFSET_EMMC52_AES_TKEY5_GP0 (0x664)
|
|
#define OFFSET_EMMC52_AES_TKEY6_GP0 (0x668)
|
|
#define OFFSET_EMMC52_AES_TKEY7_GP0 (0x66c)
|
|
#define OFFSET_EMMC52_AES_SWST (0x670)
|
|
#define OFFSET_EMMC52_AES_CFG_GP1 (0x674)
|
|
#define OFFSET_EMMC52_AES_IV0_GP1 (0x680)
|
|
#define OFFSET_EMMC52_AES_IV1_GP1 (0x684)
|
|
#define OFFSET_EMMC52_AES_IV2_GP1 (0x688)
|
|
#define OFFSET_EMMC52_AES_IV3_GP1 (0x68c)
|
|
#define OFFSET_EMMC52_AES_CTR0_GP1 (0x690)
|
|
#define OFFSET_EMMC52_AES_CTR1_GP1 (0x694)
|
|
#define OFFSET_EMMC52_AES_CTR2_GP1 (0x698)
|
|
#define OFFSET_EMMC52_AES_CTR3_GP1 (0x69c)
|
|
#define OFFSET_EMMC52_AES_KEY0_GP1 (0x6a0)
|
|
#define OFFSET_EMMC52_AES_KEY1_GP1 (0x6a4)
|
|
#define OFFSET_EMMC52_AES_KEY2_GP1 (0x6a8)
|
|
#define OFFSET_EMMC52_AES_KEY3_GP1 (0x6ac)
|
|
#define OFFSET_EMMC52_AES_KEY4_GP1 (0x6b0)
|
|
#define OFFSET_EMMC52_AES_KEY5_GP1 (0x6b4)
|
|
#define OFFSET_EMMC52_AES_KEY6_GP1 (0x6b8)
|
|
#define OFFSET_EMMC52_AES_KEY7_GP1 (0x6bc)
|
|
#define OFFSET_EMMC52_AES_TKEY0_GP1 (0x6c0)
|
|
#define OFFSET_EMMC52_AES_TKEY1_GP1 (0x6c4)
|
|
#define OFFSET_EMMC52_AES_TKEY2_GP1 (0x6c8)
|
|
#define OFFSET_EMMC52_AES_TKEY3_GP1 (0x6cc)
|
|
#define OFFSET_EMMC52_AES_TKEY4_GP1 (0x6d0)
|
|
#define OFFSET_EMMC52_AES_TKEY5_GP1 (0x6d4)
|
|
#define OFFSET_EMMC52_AES_TKEY6_GP1 (0x6d8)
|
|
#define OFFSET_EMMC52_AES_TKEY7_GP1 (0x6dc)
|
|
|
|
|
|
#ifdef CONFIG_MTK_EMMC_CQ_SUPPORT
|
|
/* HW CMDQ registger */
|
|
#define OFFSET_MTKCQ_CFG0 (0x234)
|
|
#define OFFSET_MTKCQ_CFG1 (0x238)
|
|
#define OFFSET_MTKCQ_CFG2 (0x23c)
|
|
#define OFFSET_MTKCQ_ERR_ST (0x240)
|
|
#define OFFSET_MTKCQ_CMD45_READY (0x244)
|
|
#define OFFSET_MTKCQ_TASK_READY_ST (0x248)
|
|
#define OFFSET_MTKCQ_TASK_DONE_ST (0x24C)
|
|
#define OFFSET_MTKCQ_ERR_ST_CLR (0x250)
|
|
#define OFFSET_MTKCQ_CMD_DONE_CLR (0x254)
|
|
#define OFFSET_MTKCQ_SW_CTL_CQ (0x258)
|
|
#define OFFSET_MTKCQ_CMD44_RESP (0x25C)
|
|
#define OFFSET_MTKCQ_CMD45_RESP (0x260)
|
|
#define OFFSET_MTKCQ_CMD13_RCA (0x264)
|
|
#define OFFSET_EMMC51_CQCB_CFG3 (0x500)
|
|
#define OFFSET_EMMC51_CQCB_CMD44 (0x504)
|
|
#define OFFSET_EMMC51_CQCB_CMD45 (0x508)
|
|
#define OFFSET_EMMC51_CQCB_TIDMAP (0x50C)
|
|
#define OFFSET_EMMC51_CQCB_TIDMAPCLR (0x510)
|
|
#define OFFSET_EMMC51_CQCB_CURCMD (0x514)
|
|
#endif
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
/* Register Address */
|
|
/*--------------------------------------------------------------------------*/
|
|
/* common register */
|
|
#define MSDC_CFG REG_ADDR(MSDC_CFG)
|
|
#define MSDC_IOCON REG_ADDR(MSDC_IOCON)
|
|
#define MSDC_PS REG_ADDR(MSDC_PS)
|
|
#define MSDC_INT REG_ADDR(MSDC_INT)
|
|
#define MSDC_INTEN REG_ADDR(MSDC_INTEN)
|
|
#define MSDC_FIFOCS REG_ADDR(MSDC_FIFOCS)
|
|
#define MSDC_TXDATA REG_ADDR(MSDC_TXDATA)
|
|
#define MSDC_RXDATA REG_ADDR(MSDC_RXDATA)
|
|
|
|
/* sdmmc register */
|
|
#define SDC_CFG REG_ADDR(SDC_CFG)
|
|
#define SDC_CMD REG_ADDR(SDC_CMD)
|
|
#define SDC_ARG REG_ADDR(SDC_ARG)
|
|
#define SDC_STS REG_ADDR(SDC_STS)
|
|
#define SDC_RESP0 REG_ADDR(SDC_RESP0)
|
|
#define SDC_RESP1 REG_ADDR(SDC_RESP1)
|
|
#define SDC_RESP2 REG_ADDR(SDC_RESP2)
|
|
#define SDC_RESP3 REG_ADDR(SDC_RESP3)
|
|
#define SDC_BLK_NUM REG_ADDR(SDC_BLK_NUM)
|
|
#define SDC_VOL_CHG REG_ADDR(SDC_VOL_CHG)
|
|
#define SDC_CSTS REG_ADDR(SDC_CSTS)
|
|
#define SDC_CSTS_EN REG_ADDR(SDC_CSTS_EN)
|
|
#define SDC_DCRC_STS REG_ADDR(SDC_DCRC_STS)
|
|
#define SDC_ADV_CFG0 REG_ADDR(SDC_ADV_CFG0)
|
|
|
|
/* emmc register*/
|
|
#define EMMC_CFG0 REG_ADDR(EMMC_CFG0)
|
|
#define EMMC_CFG1 REG_ADDR(EMMC_CFG1)
|
|
#define EMMC_STS REG_ADDR(EMMC_STS)
|
|
#define EMMC_IOCON REG_ADDR(EMMC_IOCON)
|
|
|
|
/* auto command register */
|
|
#define SDC_ACMD_RESP REG_ADDR(SDC_ACMD_RESP)
|
|
#define SDC_ACMD19_TRG REG_ADDR(SDC_ACMD19_TRG)
|
|
#define SDC_ACMD19_STS REG_ADDR(SDC_ACMD19_STS)
|
|
|
|
/* dma register */
|
|
#define MSDC_DMA_SA_HIGH REG_ADDR(MSDC_DMA_SA_HIGH)
|
|
#define MSDC_DMA_SA REG_ADDR(MSDC_DMA_SA)
|
|
#define MSDC_DMA_CA REG_ADDR(MSDC_DMA_CA)
|
|
#define MSDC_DMA_CTRL REG_ADDR(MSDC_DMA_CTRL)
|
|
#define MSDC_DMA_CFG REG_ADDR(MSDC_DMA_CFG)
|
|
#define MSDC_DMA_LEN REG_ADDR(MSDC_DMA_LEN)
|
|
|
|
/* data read delay */
|
|
#define MSDC_DAT_RDDLY0 REG_ADDR(MSDC_DAT_RDDLY0)
|
|
#define MSDC_DAT_RDDLY1 REG_ADDR(MSDC_DAT_RDDLY1)
|
|
#define MSDC_DAT_RDDLY2 REG_ADDR(MSDC_DAT_RDDLY2)
|
|
#define MSDC_DAT_RDDLY3 REG_ADDR(MSDC_DAT_RDDLY3)
|
|
|
|
/* debug register */
|
|
#define MSDC_DBG_SEL REG_ADDR(MSDC_DBG_SEL)
|
|
#define MSDC_DBG_OUT REG_ADDR(MSDC_DBG_OUT)
|
|
|
|
/* misc register */
|
|
#define MSDC_PATCH_BIT0 REG_ADDR(MSDC_PATCH_BIT0)
|
|
#define MSDC_PATCH_BIT1 REG_ADDR(MSDC_PATCH_BIT1)
|
|
#define MSDC_PATCH_BIT2 REG_ADDR(MSDC_PATCH_BIT2)
|
|
#define DAT0_TUNE_CRC REG_ADDR(DAT0_TUNE_CRC)
|
|
#define DAT1_TUNE_CRC REG_ADDR(DAT1_TUNE_CRC)
|
|
#define DAT2_TUNE_CRC REG_ADDR(DAT2_TUNE_CRC)
|
|
#define DAT3_TUNE_CRC REG_ADDR(DAT3_TUNE_CRC)
|
|
#define CMD_TUNE_CRC REG_ADDR(CMD_TUNE_CRC)
|
|
#define SDIO_TUNE_WIND REG_ADDR(SDIO_TUNE_WIND)
|
|
#define MSDC_PAD_TUNE0 REG_ADDR(MSDC_PAD_TUNE0)
|
|
#define MSDC_PAD_TUNE1 REG_ADDR(MSDC_PAD_TUNE1)
|
|
#define MSDC_HW_DBG REG_ADDR(MSDC_HW_DBG)
|
|
#define MSDC_VERSION REG_ADDR(MSDC_VERSION)
|
|
#define MSDC_ECO_VER REG_ADDR(MSDC_ECO_VER)
|
|
|
|
/* eMMC 5.0 register */
|
|
#define EMMC50_PAD_CTL0 REG_ADDR(EMMC50_PAD_CTL0)
|
|
#define EMMC50_PAD_DS_CTL0 REG_ADDR(EMMC50_PAD_DS_CTL0)
|
|
#define EMMC50_PAD_DS_TUNE REG_ADDR(EMMC50_PAD_DS_TUNE)
|
|
#define EMMC50_PAD_CMD_TUNE REG_ADDR(EMMC50_PAD_CMD_TUNE)
|
|
#define EMMC50_PAD_DAT01_TUNE REG_ADDR(EMMC50_PAD_DAT01_TUNE)
|
|
#define EMMC50_PAD_DAT23_TUNE REG_ADDR(EMMC50_PAD_DAT23_TUNE)
|
|
#define EMMC50_PAD_DAT45_TUNE REG_ADDR(EMMC50_PAD_DAT45_TUNE)
|
|
#define EMMC50_PAD_DAT67_TUNE REG_ADDR(EMMC50_PAD_DAT67_TUNE)
|
|
#define EMMC51_CFG0 REG_ADDR(EMMC51_CFG0)
|
|
#define EMMC50_CFG0 REG_ADDR(EMMC50_CFG0)
|
|
#define EMMC50_CFG1 REG_ADDR(EMMC50_CFG1)
|
|
#define EMMC50_CFG2 REG_ADDR(EMMC50_CFG2)
|
|
#define EMMC50_CFG3 REG_ADDR(EMMC50_CFG3)
|
|
#define EMMC50_CFG4 REG_ADDR(EMMC50_CFG4)
|
|
#define SDC_FIFO_CFG REG_ADDR(SDC_FIFO_CFG)
|
|
#define MSDC_AES_SEL REG_ADDR(MSDC_AES_SEL)
|
|
|
|
/* Backup Register */
|
|
#define MSDC_IOCON_1 REG_ADDR(MSDC_IOCON_1)
|
|
#define MSDC_PATCH_BIT0_1 REG_ADDR(MSDC_PATCH_BIT0_1)
|
|
#define MSDC_PATCH_BIT1_1 REG_ADDR(MSDC_PATCH_BIT1_1)
|
|
#define MSDC_PATCH_BIT2_1 REG_ADDR(MSDC_PATCH_BIT2_1)
|
|
#define MSDC_PAD_TUNE0_1 REG_ADDR(MSDC_PAD_TUNE0_1)
|
|
#define MSDC_PAD_TUNE1_1 REG_ADDR(MSDC_PAD_TUNE1_1)
|
|
#define MSDC_DAT_RDDLY0_1 REG_ADDR(MSDC_DAT_RDDLY0_1)
|
|
#define MSDC_DAT_RDDLY1_1 REG_ADDR(MSDC_DAT_RDDLY1_1)
|
|
#define MSDC_DAT_RDDLY2_1 REG_ADDR(MSDC_DAT_RDDLY2_1)
|
|
#define MSDC_DAT_RDDLY3_1 REG_ADDR(MSDC_DAT_RDDLY3_1)
|
|
#define EMMC50_PAD_DS_TUNE_1 REG_ADDR(EMMC50_PAD_DS_TUNE_1)
|
|
#define EMMC50_PAD_CMD_TUNE_1 REG_ADDR(EMMC50_PAD_CMD_TUNE_1)
|
|
#define EMMC50_PAD_DAT01_TUNE_1 REG_ADDR(EMMC50_PAD_DAT01_TUNE_1)
|
|
#define EMMC50_PAD_DAT23_TUNE_1 REG_ADDR(EMMC50_PAD_DAT23_TUNE_1)
|
|
#define EMMC50_PAD_DAT45_TUNE_1 REG_ADDR(EMMC50_PAD_DAT45_TUNE_1)
|
|
#define EMMC50_PAD_DAT67_TUNE_1 REG_ADDR(EMMC50_PAD_DAT67_TUNE_1)
|
|
#define EMMC50_CFG0_1 REG_ADDR(EMMC50_CFG0_1)
|
|
#define EMMC50_CFG1_1 REG_ADDR(EMMC50_CFG1_1)
|
|
|
|
#define MSDC_IOCON_2 REG_ADDR(MSDC_IOCON_2)
|
|
#define MSDC_PATCH_BIT0_2 REG_ADDR(MSDC_PATCH_BIT0_2)
|
|
#define MSDC_PATCH_BIT1_2 REG_ADDR(MSDC_PATCH_BIT1_2)
|
|
#define MSDC_PATCH_BIT2_2 REG_ADDR(MSDC_PATCH_BIT2_2)
|
|
#define MSDC_PAD_TUNE0_2 REG_ADDR(MSDC_PAD_TUNE0_2)
|
|
#define MSDC_PAD_TUNE1_2 REG_ADDR(MSDC_PAD_TUNE1_2)
|
|
#define MSDC_DAT_RDDLY0_2 REG_ADDR(MSDC_DAT_RDDLY0_2)
|
|
#define MSDC_DAT_RDDLY1_2 REG_ADDR(MSDC_DAT_RDDLY1_2)
|
|
#define MSDC_DAT_RDDLY2_2 REG_ADDR(MSDC_DAT_RDDLY2_2)
|
|
#define MSDC_DAT_RDDLY3_2 REG_ADDR(MSDC_DAT_RDDLY3_2)
|
|
#define EMMC50_PAD_DS_TUNE_2 REG_ADDR(EMMC50_PAD_DS_TUNE_2)
|
|
#define EMMC50_PAD_CMD_TUNE_2 REG_ADDR(EMMC50_PAD_CMD_TUNE_2)
|
|
#define EMMC50_PAD_DAT01_TUNE_2 REG_ADDR(EMMC50_PAD_DAT01_TUNE_2)
|
|
#define EMMC50_PAD_DAT23_TUNE_2 REG_ADDR(EMMC50_PAD_DAT23_TUNE_2)
|
|
#define EMMC50_PAD_DAT45_TUNE_2 REG_ADDR(EMMC50_PAD_DAT45_TUNE_2)
|
|
#define EMMC50_PAD_DAT67_TUNE_2 REG_ADDR(EMMC50_PAD_DAT67_TUNE_2)
|
|
#define EMMC50_CFG0_2 REG_ADDR(EMMC50_CFG0_2)
|
|
#define EMMC50_CFG1_2 REG_ADDR(EMMC50_CFG1_2)
|
|
|
|
#define MSDC_IOCON_3 REG_ADDR(MSDC_IOCON_3)
|
|
#define MSDC_PATCH_BIT0_3 REG_ADDR(MSDC_PATCH_BIT0_3)
|
|
#define MSDC_PATCH_BIT1_3 REG_ADDR(MSDC_PATCH_BIT1_3)
|
|
#define MSDC_PATCH_BIT2_3 REG_ADDR(MSDC_PATCH_BIT2_3)
|
|
#define MSDC_PAD_TUNE0_3 REG_ADDR(MSDC_PAD_TUNE0_3)
|
|
#define MSDC_PAD_TUNE1_3 REG_ADDR(MSDC_PAD_TUNE1_3)
|
|
#define MSDC_DAT_RDDLY0_3 REG_ADDR(MSDC_DAT_RDDLY0_3)
|
|
#define MSDC_DAT_RDDLY1_3 REG_ADDR(MSDC_DAT_RDDLY1_3)
|
|
#define MSDC_DAT_RDDLY2_3 REG_ADDR(MSDC_DAT_RDDLY2_3)
|
|
#define MSDC_DAT_RDDLY3_3 REG_ADDR(MSDC_DAT_RDDLY3_3)
|
|
#define EMMC50_PAD_DS_TUNE_3 REG_ADDR(EMMC50_PAD_DS_TUNE_3)
|
|
#define EMMC50_PAD_CMD_TUNE_3 REG_ADDR(EMMC50_PAD_CMD_TUNE_3)
|
|
#define EMMC50_PAD_DAT01_TUNE_3 REG_ADDR(EMMC50_PAD_DAT01_TUNE_3)
|
|
#define EMMC50_PAD_DAT23_TUNE_3 REG_ADDR(EMMC50_PAD_DAT23_TUNE_3)
|
|
#define EMMC50_PAD_DAT45_TUNE_3 REG_ADDR(EMMC50_PAD_DAT45_TUNE_3)
|
|
#define EMMC50_PAD_DAT67_TUNE_3 REG_ADDR(EMMC50_PAD_DAT67_TUNE_3)
|
|
#define EMMC50_CFG0_3 REG_ADDR(EMMC50_CFG0_3)
|
|
#define EMMC50_CFG1_3 REG_ADDR(EMMC50_CFG1_3)
|
|
|
|
#define MSDC_IOCON_4 REG_ADDR(MSDC_IOCON_4)
|
|
#define MSDC_PATCH_BIT0_4 REG_ADDR(MSDC_PATCH_BIT0_4)
|
|
#define MSDC_PATCH_BIT1_4 REG_ADDR(MSDC_PATCH_BIT1_4)
|
|
#define MSDC_PATCH_BIT2_4 REG_ADDR(MSDC_PATCH_BIT2_4)
|
|
#define MSDC_PAD_TUNE0_4 REG_ADDR(MSDC_PAD_TUNE0_4)
|
|
#define MSDC_PAD_TUNE1_4 REG_ADDR(MSDC_PAD_TUNE1_4)
|
|
#define MSDC_DAT_RDDLY0_4 REG_ADDR(MSDC_DAT_RDDLY0_4)
|
|
#define MSDC_DAT_RDDLY1_4 REG_ADDR(MSDC_DAT_RDDLY1_4)
|
|
#define MSDC_DAT_RDDLY2_4 REG_ADDR(MSDC_DAT_RDDLY2_4)
|
|
#define MSDC_DAT_RDDLY3_4 REG_ADDR(MSDC_DAT_RDDLY3_4)
|
|
#define EMMC50_PAD_DS_TUNE_4 REG_ADDR(EMMC50_PAD_DS_TUNE_4)
|
|
#define EMMC50_PAD_CMD_TUNE_4 REG_ADDR(EMMC50_PAD_CMD_TUNE_4)
|
|
#define EMMC50_PAD_DAT01_TUNE_4 REG_ADDR(EMMC50_PAD_DAT01_TUNE_4)
|
|
#define EMMC50_PAD_DAT23_TUNE_4 REG_ADDR(EMMC50_PAD_DAT23_TUNE_4)
|
|
#define EMMC50_PAD_DAT45_TUNE_4 REG_ADDR(EMMC50_PAD_DAT45_TUNE_4)
|
|
#define EMMC50_PAD_DAT67_TUNE_4 REG_ADDR(EMMC50_PAD_DAT67_TUNE_4)
|
|
#define EMMC50_CFG0_4 REG_ADDR(EMMC50_CFG0_4)
|
|
#define EMMC50_CFG1_4 REG_ADDR(EMMC50_CFG1_4)
|
|
|
|
#define EMMC52_AES_EN REG_ADDR(EMMC52_AES_EN)
|
|
#define EMMC52_AES_CFG_GP0 REG_ADDR(EMMC52_AES_CFG_GP0)
|
|
#define EMMC52_AES_IV0_GP0 REG_ADDR(EMMC52_AES_IV0_GP0)
|
|
#define EMMC52_AES_IV1_GP0 REG_ADDR(EMMC52_AES_IV1_GP0)
|
|
#define EMMC52_AES_IV2_GP0 REG_ADDR(EMMC52_AES_IV2_GP0)
|
|
#define EMMC52_AES_IV3_GP0 REG_ADDR(EMMC52_AES_IV3_GP0)
|
|
#define EMMC52_AES_CTR0_GP0 REG_ADDR(EMMC52_AES_CTR0_GP0)
|
|
#define EMMC52_AES_CTR1_GP0 REG_ADDR(EMMC52_AES_CTR1_GP0)
|
|
#define EMMC52_AES_CTR2_GP0 REG_ADDR(EMMC52_AES_CTR2_GP0)
|
|
#define EMMC52_AES_CTR3_GP0 REG_ADDR(EMMC52_AES_CTR3_GP0)
|
|
#define EMMC52_AES_KEY0_GP0 REG_ADDR(EMMC52_AES_KEY0_GP0)
|
|
#define EMMC52_AES_KEY1_GP0 REG_ADDR(EMMC52_AES_KEY1_GP0)
|
|
#define EMMC52_AES_KEY2_GP0 REG_ADDR(EMMC52_AES_KEY2_GP0)
|
|
#define EMMC52_AES_KEY3_GP0 REG_ADDR(EMMC52_AES_KEY3_GP0)
|
|
#define EMMC52_AES_KEY4_GP0 REG_ADDR(EMMC52_AES_KEY4_GP0)
|
|
#define EMMC52_AES_KEY5_GP0 REG_ADDR(EMMC52_AES_KEY5_GP0)
|
|
#define EMMC52_AES_KEY6_GP0 REG_ADDR(EMMC52_AES_KEY6_GP0)
|
|
#define EMMC52_AES_KEY7_GP0 REG_ADDR(EMMC52_AES_KEY7_GP0)
|
|
#define EMMC52_AES_TKEY0_GP0 REG_ADDR(EMMC52_AES_TKEY0_GP0)
|
|
#define EMMC52_AES_TKEY1_GP0 REG_ADDR(EMMC52_AES_TKEY1_GP0)
|
|
#define EMMC52_AES_TKEY2_GP0 REG_ADDR(EMMC52_AES_TKEY2_GP0)
|
|
#define EMMC52_AES_TKEY3_GP0 REG_ADDR(EMMC52_AES_TKEY3_GP0)
|
|
#define EMMC52_AES_TKEY4_GP0 REG_ADDR(EMMC52_AES_TKEY4_GP0)
|
|
#define EMMC52_AES_TKEY5_GP0 REG_ADDR(EMMC52_AES_TKEY5_GP0)
|
|
#define EMMC52_AES_TKEY6_GP0 REG_ADDR(EMMC52_AES_TKEY6_GP0)
|
|
#define EMMC52_AES_TKEY7_GP0 REG_ADDR(EMMC52_AES_TKEY7_GP0)
|
|
#define EMMC52_AES_SWST REG_ADDR(EMMC52_AES_SWST)
|
|
|
|
#define EMMC52_AES_CFG_GP1 REG_ADDR(EMMC52_AES_CFG_GP1)
|
|
#define EMMC52_AES_IV0_GP1 REG_ADDR(EMMC52_AES_IV0_GP1)
|
|
#define EMMC52_AES_IV1_GP1 REG_ADDR(EMMC52_AES_IV1_GP1)
|
|
#define EMMC52_AES_IV2_GP1 REG_ADDR(EMMC52_AES_IV2_GP1)
|
|
#define EMMC52_AES_IV3_GP1 REG_ADDR(EMMC52_AES_IV3_GP1)
|
|
#define EMMC52_AES_CTR0_GP1 REG_ADDR(EMMC52_AES_CTR0_GP1)
|
|
#define EMMC52_AES_CTR1_GP1 REG_ADDR(EMMC52_AES_CTR1_GP1)
|
|
#define EMMC52_AES_CTR2_GP1 REG_ADDR(EMMC52_AES_CTR2_GP1)
|
|
#define EMMC52_AES_CTR3_GP1 REG_ADDR(EMMC52_AES_CTR3_GP1)
|
|
#define EMMC52_AES_KEY0_GP1 REG_ADDR(EMMC52_AES_KEY0_GP1)
|
|
#define EMMC52_AES_KEY1_GP1 REG_ADDR(EMMC52_AES_KEY1_GP1)
|
|
#define EMMC52_AES_KEY2_GP1 REG_ADDR(EMMC52_AES_KEY2_GP1)
|
|
#define EMMC52_AES_KEY3_GP1 REG_ADDR(EMMC52_AES_KEY3_GP1)
|
|
#define EMMC52_AES_KEY4_GP1 REG_ADDR(EMMC52_AES_KEY4_GP1)
|
|
#define EMMC52_AES_KEY5_GP1 REG_ADDR(EMMC52_AES_KEY5_GP1)
|
|
#define EMMC52_AES_KEY6_GP1 REG_ADDR(EMMC52_AES_KEY6_GP1)
|
|
#define EMMC52_AES_KEY7_GP1 REG_ADDR(EMMC52_AES_KEY7_GP1)
|
|
#define EMMC52_AES_TKEY0_GP1 REG_ADDR(EMMC52_AES_TKEY0_GP1)
|
|
#define EMMC52_AES_TKEY1_GP1 REG_ADDR(EMMC52_AES_TKEY1_GP1)
|
|
#define EMMC52_AES_TKEY2_GP1 REG_ADDR(EMMC52_AES_TKEY2_GP1)
|
|
#define EMMC52_AES_TKEY3_GP1 REG_ADDR(EMMC52_AES_TKEY3_GP1)
|
|
#define EMMC52_AES_TKEY4_GP1 REG_ADDR(EMMC52_AES_TKEY4_GP1)
|
|
#define EMMC52_AES_TKEY5_GP1 REG_ADDR(EMMC52_AES_TKEY5_GP1)
|
|
#define EMMC52_AES_TKEY6_GP1 REG_ADDR(EMMC52_AES_TKEY6_GP1)
|
|
#define EMMC52_AES_TKEY7_GP1 REG_ADDR(EMMC52_AES_TKEY7_GP1)
|
|
|
|
#ifdef CONFIG_MTK_EMMC_CQ_SUPPORT
|
|
/* HW CMDQ registger */
|
|
#define MTKCQ_CFG0 REG_ADDR(MTKCQ_CFG0)
|
|
#define MTKCQ_CFG1 REG_ADDR(MTKCQ_CFG1)
|
|
#define MTKCQ_CFG2 REG_ADDR(MTKCQ_CFG2)
|
|
#define MTKCQ_ERR_ST REG_ADDR(MTKCQ_ERR_ST)
|
|
#define MTKCQ_CMD45_READY REG_ADDR(MTKCQ_CMD45_READY)
|
|
#define MTKCQ_TASK_READY_ST REG_ADDR(MTKCQ_TASK_READY_ST)
|
|
#define MTKCQ_TASK_DONE_ST REG_ADDR(MTKCQ_TASK_DONE_ST)
|
|
#define MTKCQ_ERR_ST_CLR REG_ADDR(MTKCQ_ERR_ST_CLR)
|
|
#define MTKCQ_CMD_DONE_CLR REG_ADDR(MTKCQ_CMD_DONE_CLR)
|
|
#define MTKCQ_SW_CTL_CQ REG_ADDR(MTKCQ_SW_CTL_CQ)
|
|
#define MTKCQ_CMD44_RESP REG_ADDR(MTKCQ_CMD44_RESP)
|
|
#define MTKCQ_CMD45_RESP REG_ADDR(MTKCQ_CMD45_RESP)
|
|
#define MTKCQ_CMD13_RCA REG_ADDR(MTKCQ_CMD13_RCA)
|
|
#define EMMC51_CQCB_CFG3 REG_ADDR(EMMC51_CQCB_CFG3)
|
|
#define EMMC51_CQCB_CMD44 REG_ADDR(EMMC51_CQCB_CMD44)
|
|
#define EMMC51_CQCB_CMD45 REG_ADDR(EMMC51_CQCB_CMD45)
|
|
#define EMMC51_CQCB_TIDMAP REG_ADDR(EMMC51_CQCB_TIDMAP)
|
|
#define EMMC51_CQCB_TIDMAPCLR REG_ADDR(EMMC51_CQCB_TIDMAPCLR)
|
|
#define EMMC51_CQCB_CURCMD REG_ADDR(EMMC51_CQCB_CURCMD)
|
|
#endif
|
|
|
|
/*--------------------------------------------------------------------------*/
|
|
/* Register Mask */
|
|
/*--------------------------------------------------------------------------*/
|
|
|
|
/* MSDC_CFG mask */
|
|
#define MSDC_CFG_MODE (0x1 << 0) /* RW */
|
|
#define MSDC_CFG_CKPDN (0x1 << 1) /* RW */
|
|
#define MSDC_CFG_RST (0x1 << 2) /* A0 */
|
|
#define MSDC_CFG_PIO (0x1 << 3) /* RW */
|
|
#define MSDC_CFG_CKDRVEN (0x1 << 4) /* RW */
|
|
#define MSDC_CFG_BV18SDT (0x1 << 5) /* RW */
|
|
#define MSDC_CFG_BV18PSS (0x1 << 6) /* R */
|
|
#define MSDC_CFG_CKSTB (0x1 << 7) /* R */
|
|
#define MSDC_CFG_CKDIV (0xfff << 8) /* RW */
|
|
#define MSDC_CFG_CKDIV_BITS (12)
|
|
#define MSDC_CFG_CKMOD (0x3 << 20) /* W1C */
|
|
#define MSDC_CFG_CKMOD_BITS (2)
|
|
#define MSDC_CFG_CKMOD_HS400 (0x1 << 22) /* RW */
|
|
#define MSDC_CFG_START_BIT (0x3 << 23) /* RW */
|
|
#define MSDC_CFG_SCLK_STOP_DDR (0x1 << 25) /* RW */
|
|
#define MSDC_CFG_DVFS_IDLE (0x1 << 27) /* RW */
|
|
#define MSDC_CFG_DVFS_HW (0x1 << 28) /* RW */
|
|
#define MSDC_CFG_BW_SEL (0x1 << 29) /* RW */
|
|
#define MSDC_CFG_DVFS_EN (0x1 << 30) /* RW */
|
|
#define MSDC_CFG_RE_TRIG (0x1 << 31) /* RW */
|
|
|
|
#define CFG_CKDIV_MASK 0xfff
|
|
#define CFG_CKDIV_SHIFT 8
|
|
#define CFG_CKMOD_MASK 0x3
|
|
#define CFG_CKMOD_SHIFT 20
|
|
#define CFG_CKMOD_HS400_MASK 0x1
|
|
#define CFG_CKMOD_HS400_SHIFT 22
|
|
|
|
/* MSDC_IOCON mask */
|
|
#define MSDC_IOCON_SDR104CKS (0x1 << 0) /* RW */
|
|
#define MSDC_IOCON_RSPL (0x1 << 1) /* RW */
|
|
#define MSDC_IOCON_R_D_SMPL (0x1 << 2) /* RW */
|
|
#define MSDC_IOCON_DDLSEL (0x1 << 3) /* RW */
|
|
#define MSDC_IOCON_DDR50CKD (0x1 << 4) /* RW */
|
|
#define MSDC_IOCON_R_D_SMPL_SEL (0x1 << 5) /* RW */
|
|
#define MSDC_IOCON_W_D_SMPL (0x1 << 8) /* RW */
|
|
#define MSDC_IOCON_W_D_SMPL_SEL (0x1 << 9) /* RW */
|
|
#define MSDC_IOCON_W_D0SPL (0x1 << 10) /* RW */
|
|
#define MSDC_IOCON_W_D1SPL (0x1 << 11) /* RW */
|
|
#define MSDC_IOCON_W_D2SPL (0x1 << 12) /* RW */
|
|
#define MSDC_IOCON_W_D3SPL (0x1 << 13) /* RW */
|
|
#define MSDC_IOCON_R_D0SPL (0x1 << 16) /* RW */
|
|
#define MSDC_IOCON_R_D1SPL (0x1 << 17) /* RW */
|
|
#define MSDC_IOCON_R_D2SPL (0x1 << 18) /* RW */
|
|
#define MSDC_IOCON_R_D3SPL (0x1 << 19) /* RW */
|
|
#define MSDC_IOCON_R_D4SPL (0x1 << 20) /* RW */
|
|
#define MSDC_IOCON_R_D5SPL (0x1 << 21) /* RW */
|
|
#define MSDC_IOCON_R_D6SPL (0x1 << 22) /* RW */
|
|
#define MSDC_IOCON_R_D7SPL (0x1 << 23) /* RW */
|
|
|
|
/* MSDC_PS mask */
|
|
#define MSDC_PS_CDEN (0x1 << 0) /* RW */
|
|
#define MSDC_PS_CDSTS (0x1 << 1) /* R */
|
|
#define MSDC_PS_CDDEBOUNCE (0xf << 12) /* RW */
|
|
#define MSDC_PS_DAT (0xff << 16) /* R */
|
|
#define MSDC_PS_CMD (0x1 << 24) /* R */
|
|
#define MSDC_PS_WP (0x1UL << 31) /* R */
|
|
|
|
/* MSDC_INT mask */
|
|
#define MSDC_INT_MMCIRQ (0x1 << 0) /* W1C */
|
|
#define MSDC_INT_CDSC (0x1 << 1) /* W1C */
|
|
#define MSDC_INT_ACMDRDY (0x1 << 3) /* W1C */
|
|
#define MSDC_INT_ACMDTMO (0x1 << 4) /* W1C */
|
|
#define MSDC_INT_ACMDCRCERR (0x1 << 5) /* W1C */
|
|
#define MSDC_INT_DMAQ_EMPTY (0x1 << 6) /* W1C */
|
|
#define MSDC_INT_SDIOIRQ (0x1 << 7) /* W1C */
|
|
#define MSDC_INT_CMDRDY (0x1 << 8) /* W1C */
|
|
#define MSDC_INT_CMDTMO (0x1 << 9) /* W1C */
|
|
#define MSDC_INT_RSPCRCERR (0x1 << 10) /* W1C */
|
|
#define MSDC_INT_CSTA (0x1 << 11) /* R */
|
|
#define MSDC_INT_XFER_COMPL (0x1 << 12) /* W1C */
|
|
#define MSDC_INT_DXFER_DONE (0x1 << 13) /* W1C */
|
|
#define MSDC_INT_DATTMO (0x1 << 14) /* W1C */
|
|
#define MSDC_INT_DATCRCERR (0x1 << 15) /* W1C */
|
|
#define MSDC_INT_ACMD19_DONE (0x1 << 16) /* W1C */
|
|
#define MSDC_INT_BDCSERR (0x1 << 17) /* W1C */
|
|
#define MSDC_INT_GPDCSERR (0x1 << 18) /* W1C */
|
|
#define MSDC_INT_DMAPRO (0x1 << 19) /* W1C */
|
|
#define MSDC_INT_GEAR_OUT_BOUND (0x1 << 20) /* W1C */
|
|
#define MSDC_INT_ACMD53_DONE (0x1 << 21) /* W1C */
|
|
#define MSDC_INT_ACMD53_FAIL (0x1 << 22) /* W1C */
|
|
#define MSDC_INT_AXI_RESP_ERR (0x1 << 23) /* W1C */
|
|
#define MSDC_INT_CMDQ (0x1 << 28) /* W1C */
|
|
|
|
/* MSDC_FIFOCS mask */
|
|
#define MSDC_FIFOCS_RXCNT (0xff << 0) /* R */
|
|
#define MSDC_FIFOCS_TXCNT (0xff << 16) /* R */
|
|
#define MSDC_FIFOCS_CLR (0x1UL << 31) /* RW */
|
|
|
|
/* SDC_CFG mask */
|
|
#define SDC_CFG_SDIOINTWKUP (0x1 << 0) /* RW */
|
|
#define SDC_CFG_INSWKUP (0x1 << 1) /* RW */
|
|
#define SDC_CFG_WRDTOC (0x1fff << 2) /* RW */
|
|
#define SDC_CFG_BUSWIDTH (0x3 << 16) /* RW */
|
|
#define SDC_CFG_SDIO (0x1 << 19) /* RW */
|
|
#define SDC_CFG_SDIOIDE (0x1 << 20) /* RW */
|
|
#define SDC_CFG_INTATGAP (0x1 << 21) /* RW */
|
|
#define SDC_CFG_DTOC (0xffUL << 24) /* RW */
|
|
|
|
/* SDC_CMD mask */
|
|
#define SDC_CMD_OPC (0x3f << 0) /* RW */
|
|
#define SDC_CMD_BRK (0x1 << 6) /* RW */
|
|
#define SDC_CMD_RSPTYP (0x7 << 7) /* RW */
|
|
#define SDC_CMD_DTYP (0x3 << 11) /* RW */
|
|
#define SDC_CMD_RW (0x1 << 13) /* RW */
|
|
#define SDC_CMD_STOP (0x1 << 14) /* RW */
|
|
#define SDC_CMD_GOIRQ (0x1 << 15) /* RW */
|
|
#define SDC_CMD_BLKLEN (0xfff << 16) /* RW */
|
|
#define SDC_CMD_AUTOCMD (0x3 << 28) /* RW */
|
|
#define SDC_CMD_VOLSWTH (0x1 << 30) /* RW */
|
|
#define SDC_CMD_ACMD53 (0x1UL << 31) /* RW */
|
|
|
|
/* SDC_STS mask */
|
|
#define SDC_STS_SDCBUSY (0x1 << 0) /* RW */
|
|
#define SDC_STS_CMDBUSY (0x1 << 1) /* RW */
|
|
#define SDC_STS_CMD_WR_BUSY (0x1 << 16) /* W1C */
|
|
#define SDC_STS_DAT_TMO_TYPE (0x3 << 17) /* RO */
|
|
#define SDC_STS_CMD_TMO_TYPE (0x3 << 19) /* RO */
|
|
#define SDC_STS_DVFS_LEVEL (0xf << 27) /* RO */
|
|
#define SDC_STS_SWR_COMPL (0x1 << 31) /* RO */
|
|
|
|
/* SDC_STS mask */
|
|
#define SDC_VOL_CHG_CNT (0xffff << 0) /* RW */
|
|
|
|
/* SDC_DCRC_STS mask */
|
|
#define SDC_DCRC_STS_POS (0xff << 0) /* RO */
|
|
#define SDC_DCRC_STS_NEG (0xff << 8) /* RO */
|
|
|
|
/* SDC_ADV_CFG0 mask */
|
|
#define SDC_ADV_CFG0_RESP_CRC (0x7f << 0) /* RU */
|
|
#define SDC_ADV_CFG0_RESP_INDEX (0x3f << 7) /* RU */
|
|
#define SDC_ADV_CFG0_RESP_ENDBIT (0x1 << 13) /* RU */
|
|
#define SDC_ADV_CFG0_ENDBIT_CHECK (0x1 << 14) /* RW */
|
|
#define SDC_ADV_CFG0_INDEX_CHECK (0x1 << 15) /* RW */
|
|
#define SDC_ADV_CFG0_DAT_BUF_CLK_DIV (0x3 << 16) /* RW */
|
|
#define SDC_ADV_CFG0_DAT_BUF_FREQ_CTL_EN (0x1 << 18) /* RW */
|
|
#define SDC_ADV_CFG0_SDIO_IRQ_ENHANCE_EN (0x1 << 19) /* RW */
|
|
#define SDC_ADV_CFG0_SDC_RX_ENH_EN (0x1 << 20) /* RW */
|
|
|
|
/* EMMC_CFG0 mask */
|
|
#define EMMC_CFG0_BOOTSTART (0x1 << 0) /* W */
|
|
#define EMMC_CFG0_BOOTSTOP (0x1 << 1) /* W */
|
|
#define EMMC_CFG0_BOOTMODE (0x1 << 2) /* RW */
|
|
#define EMMC_CFG0_BOOTACKDIS (0x1 << 3) /* RW */
|
|
#define EMMC_CFG0_BOOTWDLY (0x7 << 12) /* RW */
|
|
#define EMMC_CFG0_BOOTSUPP (0x1 << 15) /* RW */
|
|
|
|
/* EMMC_CFG1 mask */
|
|
#define EMMC_CFG1_BOOTDATTMC (0xfffff << 0) /* RW */
|
|
#define EMMC_CFG1_BOOTACKTMC (0xfffUL << 20) /* RW */
|
|
|
|
/* EMMC_STS mask */
|
|
#define EMMC_STS_BOOTCRCERR (0x1 << 0) /* W1C */
|
|
#define EMMC_STS_BOOTACKERR (0x1 << 1) /* W1C */
|
|
#define EMMC_STS_BOOTDATTMO (0x1 << 2) /* W1C */
|
|
#define EMMC_STS_BOOTACKTMO (0x1 << 3) /* W1C */
|
|
#define EMMC_STS_BOOTUPSTATE (0x1 << 4) /* R */
|
|
#define EMMC_STS_BOOTACKRCV (0x1 << 5) /* W1C */
|
|
#define EMMC_STS_BOOTDATRCV (0x1 << 6) /* R */
|
|
|
|
/* EMMC_IOCON mask */
|
|
#define EMMC_IOCON_BOOTRST (0x1 << 0) /* RW */
|
|
|
|
/* SDC_ACMD19_TRG mask */
|
|
#define SDC_ACMD19_TRG_TUNESEL (0xf << 0) /* RW */
|
|
|
|
/* MSDC_DMA_SA_HIGH */
|
|
#define MSDC_DMA_SURR_ADDR_HIGH4BIT (0xf << 0) /* RW */
|
|
|
|
/* MSDC_DMA_CTRL mask */
|
|
#define MSDC_DMA_CTRL_START (0x1 << 0) /* W */
|
|
#define MSDC_DMA_CTRL_STOP (0x1 << 1) /* W */
|
|
#define MSDC_DMA_CTRL_RESUME (0x1 << 2) /* W */
|
|
#define MSDC_DMA_CTRL_REDAYM (0x1 << 3) /* RO */
|
|
#define MSDC_DMA_CTRL_MODE (0x1 << 8) /* RW */
|
|
#define MSDC_DMA_CTRL_ALIGN (0x1 << 9) /* RW */
|
|
#define MSDC_DMA_CTRL_LASTBUF (0x1 << 10) /* RW */
|
|
#define MSDC_DMA_CTRL_SPLIT1K (0x1 << 11) /* RW */
|
|
#define MSDC_DMA_CTRL_BRUSTSZ (0x7 << 12) /* RW */
|
|
|
|
/* MSDC_DMA_CFG mask */
|
|
#define MSDC_DMA_CFG_STS (0x1 << 0) /* R */
|
|
#define MSDC_DMA_CFG_DECSEN (0x1 << 1) /* RW */
|
|
#define MSDC_DMA_CFG_LOCKDISABLE (0x1 << 2) /* RW */
|
|
#define MSDC_DMA_CFG_AHBEN (0x3 << 8) /* RW */
|
|
#define MSDC_DMA_CFG_ACTEN (0x3 << 12) /* RW */
|
|
#define MSDC_DMA_CFG_CS12B (0x1 << 16) /* RW */
|
|
|
|
/* MSDC_PATCH_BIT0 mask */
|
|
#define MSDC_PB0_EN_STBIT_CHKSUP (0x1 << 0)
|
|
#define MSDC_PB0_EN_8BITSUP (0x1 << 1)
|
|
#define MSDC_PB0_DIS_RECMDWR (0x1 << 2)
|
|
#define MSDC_PB0_RD_DAT_SEL (0x1 << 3)
|
|
#define MSDC_PB0_RESV2 (0x3 << 4)
|
|
#define MSDC_PB0_DESCUP (0x1 << 6)
|
|
#define MSDC_PB0_INT_DAT_LATCH_CK_SEL (0x7 << 7)
|
|
#define MSDC_PB0_CKGEN_MSDC_DLY_SEL (0x1F<<10)
|
|
#define MSDC_PB0_FIFORD_DIS (0x1 << 15)
|
|
#define MSDC_PB0_BLKNUM_SEL (0x1 << 16)
|
|
#define MSDC_PB0_SDIO_INTCSEL (0x1 << 17)
|
|
#define MSDC_PB0_SDC_BSYDLY (0xf << 18)
|
|
#define MSDC_PB0_SDC_WDOD (0xf << 22)
|
|
#define MSDC_PB0_CMDIDRTSEL (0x1 << 26)
|
|
#define MSDC_PB0_CMDFAILSEL (0x1 << 27)
|
|
#define MSDC_PB0_SDIO_INTDLYSEL (0x1 << 28)
|
|
#define MSDC_PB0_SPCPUSH (0x1 << 29)
|
|
#define MSDC_PB0_DETWR_CRCTMO (0x1 << 30)
|
|
#define MSDC_PB0_EN_DRVRSP (0x1UL << 31)
|
|
|
|
/* MSDC_PATCH_BIT1 mask */
|
|
#define MSDC_PB1_WRDAT_CRCS_TA_CNTR (0x7 << 0)
|
|
#define MSDC_PB1_CMD_RSP_TA_CNTR (0x7 << 3)
|
|
#define MSDC_PB1_GET_BUSY_MA (0x1 << 6)
|
|
#define MSDC_PB1_BUSY_CHECK_SEL (0x1 << 7)
|
|
#define MSDC_PB1_STOP_DLY_SEL (0xf << 8)
|
|
#define MSDC_PB1_BIAS_EN18IO_28NM (0x1 << 12)
|
|
#define MSDC_PB1_BIAS_EXT_28NM (0x1 << 13)
|
|
#define MSDC_PB1_DDR_CMD_FIX_SEL (0x1 << 14)
|
|
#define MSDC_PB1_RESET_GDMA (0x1 << 15)
|
|
#define MSDC_PB1_SINGLE_BURST (0x1 << 16)
|
|
#define MSDC_PB1_FROCE_STOP (0x1 << 17)
|
|
#define MSDC_PB1_STATE_CLR (0x1 << 19)
|
|
#define MSDC_PB1_POP_MARK_WATER (0x1 << 20)
|
|
#define MSDC_PB1_DCM_EN (0x1 << 21)
|
|
#define MSDC_PB1_AXI_WRAP_CKEN (0x1 << 22)
|
|
#define MSDC_PB1_CKCLK_GDMA_EN (0x1 << 23)
|
|
#define MSDC_PB1_CKSPCEN (0x1 << 24)
|
|
#define MSDC_PB1_CKPSCEN (0x1 << 25)
|
|
#define MSDC_PB1_CKVOLDETEN (0x1 << 26)
|
|
#define MSDC_PB1_CKACMDEN (0x1 << 27)
|
|
#define MSDC_PB1_CKSDEN (0x1 << 28)
|
|
#define MSDC_PB1_CKWCTLEN (0x1 << 29)
|
|
#define MSDC_PB1_CKRCTLEN (0x1 << 30)
|
|
#define MSDC_PB1_CKSHBFFEN (0x1UL << 31)
|
|
|
|
/* MSDC_PATCH_BIT2 mask */
|
|
#define MSDC_PB2_ENHANCEGPD (0x1 << 0)
|
|
#define MSDC_PB2_SUPPORT64G (0x1 << 1)
|
|
#define MSDC_PB2_RESPWAITCNT (0x3 << 2)
|
|
#define MSDC_PB2_CFGRDATCNT (0x1f << 4)
|
|
#define MSDC_PB2_CFGRDAT (0x1 << 9)
|
|
#define MSDC_PB2_INTCRESPSEL (0x1 << 11)
|
|
#define MSDC_PB2_CFGRESPCNT (0x7 << 12)
|
|
#define MSDC_PB2_CFGRESP (0x1 << 15)
|
|
#define MSDC_PB2_RESPSTENSEL (0x7 << 16)
|
|
#define MSDC_PB2_DDR50SEL (0x1 << 19)
|
|
#define MSDC_PB2_POPENCNT (0xf << 20)
|
|
#define MSDC_PB2_CFG_CRCSTS_SEL (0x1 << 24)
|
|
#define MSDC_PB2_CFGCRCSTSEDGE (0x1 << 25)
|
|
#define MSDC_PB2_CFGCRCSTSCNT (0x3 << 26)
|
|
#define MSDC_PB2_CFGCRCSTS (0x1 << 28)
|
|
#define MSDC_PB2_CRCSTSENSEL (0x7UL << 29)
|
|
|
|
#define MSDC_MASK_ACMD53_CRC_ERR_INTR (0x1<<4)
|
|
#define MSDC_ACMD53_FAIL_ONE_SHOT (0X1<<5)
|
|
|
|
/* MSDC_PAD_TUNE mask */
|
|
#define MSDC_PAD_TUNE0_DATWRDLY (0x1F << 0) /* RW */
|
|
#define MSDC_PAD_TUNE0_DELAYEN (0x1 << 7) /* RW */
|
|
#define MSDC_PAD_TUNE0_DATRRDLY (0x1F << 8) /* RW */
|
|
#define MSDC_PAD_TUNE0_DATRRDLYSEL (0x1 << 13) /* RW */
|
|
#define MSDC_PAD_TUNE0_RXDLYSEL (0x1 << 15) /* RW */
|
|
#define MSDC_PAD_TUNE0_CMDRDLY (0x1F << 16) /* RW */
|
|
#define MSDC_PAD_TUNE0_CMDRRDLYSEL (0x1 << 21) /* RW */
|
|
#define MSDC_PAD_TUNE0_CMDRRDLY (0x1FUL << 22) /* RW */
|
|
#define MSDC_PAD_TUNE0_CLKTXDLY (0x1FUL << 27) /* RW */
|
|
|
|
/* MSDC_PAD_TUNE1 mask */
|
|
#define MSDC_PAD_TUNE1_DATRRDLY2 (0x1F << 8) /* RW */
|
|
#define MSDC_PAD_TUNE1_DATRRDLY2SEL (0x1 << 13) /* RW */
|
|
#define MSDC_PAD_TUNE1_CMDRDLY2 (0x1F << 16) /* RW */
|
|
#define MSDC_PAD_TUNE1_CMDRRDLY2SEL (0x1 << 21) /* RW */
|
|
|
|
/* MSDC_DAT_RDDLY0/1/2/3 mask */
|
|
#define MSDC_DAT_RDDLY0_D3 (0x1F << 0) /* RW */
|
|
#define MSDC_DAT_RDDLY0_D2 (0x1F << 8) /* RW */
|
|
#define MSDC_DAT_RDDLY0_D1 (0x1F << 16) /* RW */
|
|
#define MSDC_DAT_RDDLY0_D0 (0x1FUL << 24) /* RW */
|
|
|
|
#define MSDC_DAT_RDDLY1_D7 (0x1F << 0) /* RW */
|
|
#define MSDC_DAT_RDDLY1_D6 (0x1F << 8) /* RW */
|
|
#define MSDC_DAT_RDDLY1_D5 (0x1F << 16) /* RW */
|
|
#define MSDC_DAT_RDDLY1_D4 (0x1FUL << 24) /* RW */
|
|
|
|
#define MSDC_DAT_RDDLY2_D3 (0x1F << 0) /* RW */
|
|
#define MSDC_DAT_RDDLY2_D2 (0x1F << 8) /* RW */
|
|
#define MSDC_DAT_RDDLY2_D1 (0x1F << 16) /* RW */
|
|
#define MSDC_DAT_RDDLY2_D0 (0x1FUL << 24) /* RW */
|
|
|
|
#define MSDC_DAT_RDDLY3_D7 (0x1F << 0) /* RW */
|
|
#define MSDC_DAT_RDDLY3_D6 (0x1F << 8) /* RW */
|
|
#define MSDC_DAT_RDDLY3_D5 (0x1F << 16) /* RW */
|
|
#define MSDC_DAT_RDDLY3_D4 (0x1FUL << 24) /* RW */
|
|
|
|
/* MSDC_HW_DBG_SEL mask */
|
|
#define MSDC_HW_DBG0_SEL (0xFF << 0)
|
|
#define MSDC_HW_DBG1_SEL (0x3F << 8)
|
|
#define MSDC_HW_DBG2_SEL (0xFF << 16)
|
|
#define MSDC_HW_DBG3_SEL (0x3F << 24)
|
|
#define MSDC_HW_DBG_WRAPTYPE_SEL (0x1 << 30)
|
|
|
|
/* MSDC_EMMC50_PAD_CTL0 mask*/
|
|
#define MSDC_EMMC50_PAD_CTL0_DCCSEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_CTL0_HLSEL (0x1 << 1)
|
|
#define MSDC_EMMC50_PAD_CTL0_DLP0 (0x3 << 2)
|
|
#define MSDC_EMMC50_PAD_CTL0_DLN0 (0x3 << 4)
|
|
#define MSDC_EMMC50_PAD_CTL0_DLP1 (0x3 << 6)
|
|
#define MSDC_EMMC50_PAD_CTL0_DLN1 (0x3 << 8)
|
|
|
|
/* EMMC50_PAD_DS_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_DS_TUNE_DLYSEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_DS_TUNE_DLY2SEL (0x1 << 1)
|
|
#define MSDC_EMMC50_PAD_DS_TUNE_DLY1 (0x1F << 2)
|
|
#define MSDC_EMMC50_PAD_DS_TUNE_DLY2 (0x1F << 7)
|
|
#define MSDC_EMMC50_PAD_DS_TUNE_DLY3 (0x1F << 12)
|
|
|
|
/* EMMC50_PAD_CMD_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_CMD_TUNE_DLY3SEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_CMD_TUNE_RXDLY3 (0x1F << 1)
|
|
#define MSDC_EMMC50_PAD_CMD_TUNE_TXDLY (0x1F << 6)
|
|
|
|
/* EMMC50_PAD_DAT01_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_DAT0_RXDLY3SEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_DAT0_RXDLY3 (0x1F << 1)
|
|
#define MSDC_EMMC50_PAD_DAT0_TXDLY (0x1F << 6)
|
|
#define MSDC_EMMC50_PAD_DAT1_RXDLY3SEL (0x1 << 16)
|
|
#define MSDC_EMMC50_PAD_DAT1_RXDLY3 (0x1F << 17)
|
|
#define MSDC_EMMC50_PAD_DAT1_TXDLY (0x1F << 22)
|
|
|
|
/* EMMC50_PAD_DAT23_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_DAT2_RXDLY3SEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_DAT2_RXDLY3 (0x1F << 1)
|
|
#define MSDC_EMMC50_PAD_DAT2_TXDLY (0x1F << 6)
|
|
#define MSDC_EMMC50_PAD_DAT3_RXDLY3SEL (0x1 << 16)
|
|
#define MSDC_EMMC50_PAD_DAT3_RXDLY3 (0x1F << 17)
|
|
#define MSDC_EMMC50_PAD_DAT3_TXDLY (0x1F << 22)
|
|
|
|
/* EMMC50_PAD_DAT45_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_DAT4_RXDLY3SEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_DAT4_RXDLY3 (0x1F << 1)
|
|
#define MSDC_EMMC50_PAD_DAT4_TXDLY (0x1F << 6)
|
|
#define MSDC_EMMC50_PAD_DAT5_RXDLY3SEL (0x1 << 16)
|
|
#define MSDC_EMMC50_PAD_DAT5_RXDLY3 (0x1F << 17)
|
|
#define MSDC_EMMC50_PAD_DAT5_TXDLY (0x1F << 22)
|
|
|
|
/* EMMC50_PAD_DAT67_TUNE mask */
|
|
#define MSDC_EMMC50_PAD_DAT6_RXDLY3SEL (0x1 << 0)
|
|
#define MSDC_EMMC50_PAD_DAT6_RXDLY3 (0x1F << 1)
|
|
#define MSDC_EMMC50_PAD_DAT6_TXDLY (0x1F << 6)
|
|
#define MSDC_EMMC50_PAD_DAT7_RXDLY3SEL (0x1 << 16)
|
|
#define MSDC_EMMC50_PAD_DAT7_RXDLY3 (0x1F << 17)
|
|
#define MSDC_EMMC50_PAD_DAT7_TXDLY (0x1F << 22)
|
|
|
|
/* EMMC51_CFG0 mask */
|
|
#define MSDC_EMMC51_CFG_CMDQEN (0x1 << 0)
|
|
#define MSDC_EMMC51_CFG_NUM (0x3F << 1)
|
|
#define MSDC_EMMC51_CFG_RSPTYPE (0x7 << 7)
|
|
#define MSDC_EMMC51_CFG_DTYPE (0x3 << 10)
|
|
#define MSDC_EMMC51_CFG_RDATCNT (0x3FF << 12)
|
|
#define MSDC_EMMC51_CFG_WDATCNT (0x3FF << 22)
|
|
|
|
/* EMMC50_CFG0 mask */
|
|
#define MSDC_EMMC50_CFG_PADCMD_LATCHCK (0x1 << 0)
|
|
#define MSDC_EMMC50_CFG_CRC_STS_CNT (0x3 << 1)
|
|
#define MSDC_EMMC50_CFG_CRC_STS_EDGE (0x1 << 3)
|
|
#define MSDC_EMMC50_CFG_CRC_STS_SEL (0x1 << 4)
|
|
#define MSDC_EMMC50_CFG_END_BIT_CHK_CNT (0xf << 5)
|
|
#define MSDC_EMMC50_CFG_CMD_RESP_SEL (0x1 << 9)
|
|
#define MSDC_EMMC50_CFG_CMD_EDGE_SEL (0x1 << 10)
|
|
#define MSDC_EMMC50_CFG_ENDBIT_CNT (0x3FF << 11)
|
|
#define MSDC_EMMC50_CFG_READ_DAT_CNT (0x7 << 21)
|
|
#define MSDC_EMMC50_CFG_EMMC50_MON_SEL (0x1 << 24)
|
|
#define MSDC_EMMC50_CFG_MSDC_WR_VALID (0x1 << 25)
|
|
#define MSDC_EMMC50_CFG_MSDC_RD_VALID (0x1 << 26)
|
|
#define MSDC_EMMC50_CFG_MSDC_WR_VALID_SEL (0x1 << 27)
|
|
#define MSDC_EMMC50_CFG_MSDC_RD_VALID_SEL (0x1 << 28)
|
|
#define MSDC_EMMC50_CFG_TXSKEW_SEL (0x1 << 29)
|
|
|
|
/* EMMC50_CFG1 mask */
|
|
#define MSDC_EMMC50_CFG1_WRPTR_MARGIN (0xFF << 0)
|
|
#define MSDC_EMMC50_CFG1_CKSWITCH_CNT (0x7 << 8)
|
|
#define MSDC_EMMC50_CFG1_RDDAT_STOP (0x1 << 11)
|
|
#define MSDC_EMMC50_CFG1_WAITCLK_CNT (0xF << 12)
|
|
#define MSDC_EMMC50_CFG1_DBG_SEL (0xFF << 16)
|
|
#define MSDC_EMMC50_CFG1_PSHCNT (0x7 << 24)
|
|
#define MSDC_EMMC50_CFG1_PSHPSSEL (0x1 << 27)
|
|
#define MSDC_EMMC50_CFG1_DSCFG (0x1 << 28)
|
|
#define MSDC_EMMC50_CFG1_SPARE1 (0x7UL << 29)
|
|
|
|
/* EMMC50_CFG2_mask */
|
|
/*#define MSDC_EMMC50_CFG2_AXI_GPD_UP (0x1 << 0)*/
|
|
#define MSDC_EMMC50_CFG2_AXI_IOMMU_WR_EMI (0x1 << 1)
|
|
#define MSDC_EMMC50_CFG2_AXI_SHARE_EN_WR_EMI (0x1 << 2)
|
|
#define MSDC_EMMC50_CFG2_AXI_IOMMU_RD_EMI (0x1 << 7)
|
|
#define MSDC_EMMC50_CFG2_AXI_SHARE_EN_RD_EMI (0x1 << 8)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_128B (0x1 << 13)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_256B (0x1 << 14)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_512B (0x1 << 15)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_1K (0x1 << 16)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_2K (0x1 << 17)
|
|
#define MSDC_EMMC50_CFG2_AXI_BOUND_4K (0x1 << 18)
|
|
#define MSDC_EMMC50_CFG2_AXI_RD_OUTS_NUM (0x1F << 19)
|
|
#define MSDC_EMMC50_CFG2_AXI_SET_LEN (0xf << 24)
|
|
#define MSDC_EMMC50_CFG2_AXI_RESP_ERR_TYPE (0x3 << 28)
|
|
#define MSDC_EMMC50_CFG2_AXI_BUSY (0x1 << 30)
|
|
|
|
/* EMMC50_CFG3_mask */
|
|
#define MSDC_EMMC50_CFG3_OUTS_WR (0x1F << 0)
|
|
#define MSDC_EMMC50_CFG3_ULTRA_SET_WR (0x3F << 5)
|
|
#define MSDC_EMMC50_CFG3_PREULTRA_SET_WR (0x3F << 11)
|
|
#define MSDC_EMMC50_CFG3_ULTRA_SET_RD (0x3F << 17)
|
|
#define MSDC_EMMC50_CFG3_PREULTRA_SET_RD (0x3F << 23)
|
|
|
|
/* EMMC50_CFG4_mask */
|
|
#define MSDC_EMMC50_CFG4_IMPR_ULTRA_SET_WR (0xFF << 0)
|
|
#define MSDC_EMMC50_CFG4_IMPR_ULTRA_SET_RD (0xFF << 8)
|
|
#define MSDC_EMMC50_CFG4_ULTRA_EN (0x3 << 16)
|
|
#define MSDC_EMMC50_CFG4_AXI_WRAP_DBG_SEL (0x1F << 18)
|
|
|
|
/* SDC_FIFO_CFG mask */
|
|
#define SDC_FIFO_CFG_EMMC50_BLOCK_LENGTH (0x1FF << 0)
|
|
#define SDC_FIFO_CFG_WR_PTR_MARGIN (0xFF << 16)
|
|
#define SDC_FIFO_CFG_WR_VALID_SEL (0x1 << 24)
|
|
#define SDC_FIFO_CFG_RD_VALID_SEL (0x1 << 25)
|
|
#define SDC_FIFO_CFG_WR_VALID (0x1 << 26)
|
|
#define SDC_FIFO_CFG_RD_VALID (0x1 << 27)
|
|
|
|
/* EMMC52_AES_EN mask*/
|
|
#define EMMC52_AES_ON (0x1 << 0)
|
|
#define EMMC52_AES_SWITCH_VALID0 (0x1 << 1)
|
|
#define EMMC52_AES_SWITCH_VALID1 (0x1 << 2)
|
|
#define EMMC52_AES_CLK_DIV_SEL (0x7 << 4)
|
|
|
|
/* EMMC52_AES_CFG_GP0 mask*/
|
|
#define EMMC52_AES_MODE_0 (0x1F << 0)
|
|
#define EMMC52_AES_KEY_SIZE_0 (0x3 << 8)
|
|
#define EMMC52_AES_DECRYPT_0 (0x1 << 12)
|
|
#define EMMC52_AES_DATA_UINT_SIZE_0 (0x1FFF << 16)
|
|
|
|
/* EMMC52_AES_CFG_GP1 mask */
|
|
#define EMMC52_AES_MODE_1 (0x1F << 0)
|
|
#define EMMC52_AES_KEY_SIZE_1 (0x3 << 8)
|
|
#define EMMC52_AES_DECRYPT_1 (0x1 << 12)
|
|
#define EMMC52_AES_DATA_UINT_SIZE_1 (0x1FFF << 16)
|
|
|
|
/* EMMC52_AES_SWST mask*/
|
|
#define EMMC52_AES_SWITCH_START_ENC (0x1 << 0)
|
|
#define EMMC52_AES_SWITCH_START_DEC (0x1 << 1)
|
|
#define EMMC52_AES_BYPASS (0x1 << 2)
|
|
|
|
/* SDIO_TUNE_WIND mask*/
|
|
#define MSDC_SDIO_TUNE_WIND (0x1F << 0)
|
|
|
|
/* MSDC_AES_SEL mask*/
|
|
#define MSDC_AES_SEL_SEL (0x3F << 0)
|
|
#define MSDC_AES_SEL_EN (0xF << 8)
|
|
|
|
/* SDIO_TUNE_WIND mask*/
|
|
#define MSDC_SDIO_TUNE_WIND (0x1F << 0)
|
|
|
|
#ifdef CONFIG_MTK_EMMC_CQ_SUPPORT
|
|
/* MTKCQ_CFG0 mask*/
|
|
#define MTKCQ_CFG0_ACMD13_BLK_CNT (0xFFFF << 0)
|
|
|
|
/* MTKCQ_CFG1 mask*/
|
|
#define MTKCQ_CFG1_ACMD13_IDLE_TIME (0xFFFF << 0)
|
|
|
|
/* MTKCQ_CFG2 mask*/
|
|
#define MTKCQ_CFG2_CQ_EN (0x1 << 0)
|
|
#define MTKCQ_CFG2_CQ_BUSY (0x1 << 1)
|
|
#define MTKCQ_CFG2_CMD13_FLAG (0x1 << 4)
|
|
|
|
/* MTKCQ_ERR_ST mask*/
|
|
#define MTKCQ_ERR_ST_CMD44_RESP_CRCERR (0x1 << 0)
|
|
#define MTKCQ_ERR_ST_CMD44_RESP_TO (0x1 << 1)
|
|
#define MTKCQ_ERR_ST_CMD45_RESP_CRCERR (0x1 << 4)
|
|
#define MTKCQ_ERR_ST_CMD45_RESP_TO (0x1 << 5)
|
|
#define MTKCQ_ERR_ST_CMD13_RESP_CRCERR (0x1 << 8)
|
|
#define MTKCQ_ERR_ST_CMD13_RESP_TO (0x1 << 9)
|
|
#define MTKCQ_ERR_ST_OTHER_CMD_RESP_CRCERR (0x1 << 12)
|
|
#define MTKCQ_ERR_ST_OTHER_CMD_RESP_TO (0x1 << 13)
|
|
#define MTKCQ_ERR_ST_RESP_ERR_ST (0x1 << 16)
|
|
#define MTKCQ_ERR_ST_CQ_R1_RESP_ERR (0x1 << 17)
|
|
|
|
/* MTKCQ_CMD45_READY mask*/
|
|
#define MTKCQ_CMD45_READY_ST (0xFFFFFFFF << 0)
|
|
|
|
/* MTKCQ_TASK_READY_ST mask*/
|
|
#define MTKCQ_TASK_READY_ST_MA (0xFFFFFFFF << 0)
|
|
|
|
/* MTKCQ_TASK_DONE_ST mask*/
|
|
#define MTKCQ_TASK_DONE_ST_CMD13_UPDATE_ST (0x1 << 0)
|
|
#define MTKCQ_TASK_DONE_ST_CMD45_DONE_ST (0x1 << 1)
|
|
#define MTKCQ_TASK_DONE_ST_OTHER_CMD_DONE_ST (0x1 << 2)
|
|
#define MTKCQ_TASK_DONE_ST_CMD_DONE_ST (0x1 << 3)
|
|
#define MTKCQ_TASK_DONE_ST_CMD13_DONE_ST (0x1 << 4)
|
|
#define MTKCQ_TASK_DONE_ST_CQ_SWCMD_MISS (0x1 << 5)
|
|
#define MTKCQ_TASK_DONE_ST_CMD45_DONE_ST_MASK (0x1 << 6)
|
|
|
|
/* MTKCQ_ERR_ST_CLR mask*/
|
|
#define MTKCQ_ERR_ST_CLR_CMD44_RESP_CRCERR_CLR (0x1 << 0)
|
|
#define MTKCQ_ERR_ST_CLR_CMD44_RESP_TO_CLR (0x1 << 1)
|
|
#define MTKCQ_ERR_ST_CLR_CMD45_RESP_CRCERR_CLR (0x1 << 4)
|
|
#define MTKCQ_ERR_ST_CLR_CMD45_RESP_TO_CLR (0x1 << 5)
|
|
#define MTKCQ_ERR_ST_CLR_CMD13_RESP_CRCERR_CLR (0x1 << 8)
|
|
#define MTKCQ_ERR_ST_CLR_CMD13_RESP_TO_CLR (0x1 << 9)
|
|
#define MTKCQ_ERR_ST_CLR_OTHER_CMD_RESP_CRCERR_CLR (0x1 << 12)
|
|
#define MTKCQ_ERR_ST_CLR_OTHER_CMD_RESP_TO_CLR (0x1 << 13)
|
|
#define MTKCQ_ERR_ST_CLR_CQ_R1_RESP_ERR_CLR (0x1 << 17)
|
|
|
|
/* MTKCQ_CMD_DONE_CLR mask*/
|
|
#define MTKCQ_CMD_DONE_CLR_CMD13_UPDATE_ST_CLR (0x1 << 0)
|
|
#define MTKCQ_CMD_DONE_CLR_CMD45_DONE_ST_CLR (0x1 << 1)
|
|
#define MTKCQ_CMD_DONE_CLR_OTHER_CMD_DONE_ST_CLR (0x1 << 2)
|
|
#define MTKCQ_CMD_DONE_CLR_CMD13_DONE_ST_CLR (0x1 << 4)
|
|
|
|
/* MTKCQ_SW_CTL_CQ mask*/
|
|
#define MTKCQ_SW_CTL_CQ_SW_RESTART_CQ (0x1 << 0)
|
|
#define MTKCQ_SW_CTL_CQ_GO_IDLE (0x1 << 4)
|
|
#define MTKCQ_SW_CTL_CQ_GO_ACTIVE (0x1 << 5)
|
|
|
|
/* MTKCQ_CMD44_RESP mask*/
|
|
#define MTKCQ_CMD44_RESP_MASK (0xFFFFFFFF << 0)
|
|
|
|
/* MTKCQ_CMD45_RESP mask*/
|
|
#define MTKCQ_CMD45_RESP_MASK (0xFFFFFFFF << 0)
|
|
|
|
/* MTKCQ_CMD13_RCA mask*/
|
|
#define MTKCQ_CMD13_RCA_MASK (0xFFFF << 0)
|
|
|
|
/* EMMC51_CQCB_CFG3 mask*/
|
|
#define EMMC51_CQCB_CFG3_MSDC_CQCB_CLR (0x1 << 0)
|
|
#define EMMC51_CQCB_CFG3_CQCB_FIFO_FULL (0x1 << 4)
|
|
|
|
/* EMMC51_CQCB_CMD44 mask*/
|
|
#define EMMC51_CQCB_CMD44_MASK (0xFFFFFFFF << 0)
|
|
|
|
/* EMMC51_CQCB_CMD45 mask*/
|
|
#define EMMC51_CQCB_CMD45_MASK (0xFFFFFFFF << 0)
|
|
|
|
/* EMMC51_CQCB_TIDMAP mask*/
|
|
#define EMMC51_CQCB_TIDMAP_TASKIDMAP (0xFFFFFFFF << 0)
|
|
|
|
/* EMMC51_CQCB_TIDMAPCLR mask*/
|
|
#define EMMC51_CQCB_TIDMAPCLR_MASK (0xFFFFFFFF << 0)
|
|
|
|
/* EMMC51_CQCB_CURCMD mask*/
|
|
#define EMMC51_CQCB_CURCMD_ID (0x3F << 0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_MTK_EMMC_HW_CQ
|
|
#define MSDC_DEBUG_REGISTER_COUNT 0x63
|
|
#else
|
|
#define MSDC_DEBUG_REGISTER_COUNT 0x27
|
|
#endif
|
|
|
|
/*
|
|
*MSDC TOP REG
|
|
*/
|
|
/* #define MSDC_TOP_BASE (0x11d60000) */
|
|
|
|
/* TOP REGISTER */
|
|
#define OFFSET_EMMC_TOP_CONTROL (0x00)
|
|
#define OFFSET_EMMC_TOP_CMD (0x04)
|
|
#define OFFSET_TOP_EMMC50_PAD_CTL0 (0x08)
|
|
#define OFFSET_TOP_EMMC50_PAD_DS_TUNE (0x0c)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT0_TUNE (0x10)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT1_TUNE (0x14)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT2_TUNE (0x18)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT3_TUNE (0x1c)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT4_TUNE (0x20)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT5_TUNE (0x24)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT6_TUNE (0x28)
|
|
#define OFFSET_TOP_EMMC50_PAD_DAT7_TUNE (0x2c)
|
|
|
|
#define EMMC_TOP_CONTROL REG_ADDR_TOP(EMMC_TOP_CONTROL)
|
|
#define EMMC_TOP_CMD REG_ADDR_TOP(EMMC_TOP_CMD)
|
|
#define TOP_EMMC50_PAD_CTL0 REG_ADDR_TOP(TOP_EMMC50_PAD_CTL0)
|
|
#define TOP_EMMC50_PAD_DS_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DS_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT0_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT0_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT1_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT1_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT2_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT2_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT3_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT3_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT4_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT4_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT5_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT5_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT6_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT6_TUNE)
|
|
#define TOP_EMMC50_PAD_DAT7_TUNE REG_ADDR_TOP(TOP_EMMC50_PAD_DAT7_TUNE)
|
|
|
|
|
|
/* EMMC_TOP_CONTROL mask */
|
|
#define PAD_RXDLY_SEL (0x1 << 0) /* RW */
|
|
#define DELAY_EN (0x1 << 1) /* RW */
|
|
#define PAD_DAT_RD_RXDLY2 (0x1F << 2) /* RW */
|
|
#define PAD_DAT_RD_RXDLY (0x1F << 7) /* RW */
|
|
#define PAD_DAT_RD_RXDLY2_SEL (0x1 << 12) /* RW */
|
|
#define PAD_DAT_RD_RXDLY_SEL (0x1 << 13) /* RW */
|
|
#define DATA_K_VALUE_SEL (0x1 << 14) /* RW */
|
|
#define SDC_RX_ENH_EN (0x1 << 15) /* TW */
|
|
|
|
/* EMMC_TOP_CMD mask */
|
|
#define PAD_CMD_RXDLY2 (0x1F << 0) /* RW */
|
|
#define PAD_CMD_RXDLY (0x1F << 5) /* RW */
|
|
#define PAD_CMD_RD_RXDLY2_SEL (0x1 << 10) /* RW */
|
|
#define PAD_CMD_RD_RXDLY_SEL (0x1 << 11) /* RW */
|
|
#define PAD_CMD_TX_DLY (0x1F << 12) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_CTL0 mask */
|
|
#define HL_SEL (0x1 << 0) /* RW */
|
|
#define DCC_SEL (0x1 << 1) /* RW */
|
|
#define DLN1 (0x3 << 2) /* RW */
|
|
#define DLN0 (0x3 << 4) /* RW */
|
|
#define DLP1 (0x3 << 6) /* RW */
|
|
#define DLP0 (0x3 << 8) /* RW */
|
|
#define PAD_CLK_TXDLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DS_TUNE mask */
|
|
#define PAD_DS_DLY3 (0x1F << 0) /* RW */
|
|
#define PAD_DS_DLY2 (0x1F << 5) /* RW */
|
|
#define PAD_DS_DLY1 (0x1F << 10) /* RW */
|
|
#define PAD_DS_DLY2_SEL (0x1 << 15) /* RW */
|
|
#define PAD_DS_DLY_SEL (0x1 << 16) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT0_TUNE mask */
|
|
#define DAT0_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT0_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT0_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT1_TUNE mask */
|
|
#define DAT1_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT1_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT1_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT2_TUNE mask */
|
|
#define DAT2_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT2_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT2_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT3_TUNE mask */
|
|
#define DAT3_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT3_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT3_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT4_TUNE mask */
|
|
#define DAT4_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT4_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT4_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT5_TUNE mask */
|
|
#define DAT5_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT5_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT5_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT6_TUNE mask */
|
|
#define DAT6_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT6_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT6_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
/* TOP_EMMC50_PAD_DAT7_TUNE mask */
|
|
#define DAT7_RD_DLY2 (0x1F << 0) /* RW */
|
|
#define DAT7_RD_DLY1 (0x1F << 5) /* RW */
|
|
#define PAD_DAT7_TX_DLY (0x1F << 10) /* RW */
|
|
|
|
#endif /* end of _MSDC_REG_H_ */
|
|
|