83 lines
3.3 KiB
JSON
83 lines
3.3 KiB
JSON
[
|
|
{
|
|
"EventCode": "0xC1",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"Errata": "HSD56, HSM57",
|
|
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0xC1",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"Errata": "HSD56, HSM57",
|
|
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Note that a whole rep string only counts AVX_INST.ALL once.",
|
|
"EventCode": "0xC6",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x7",
|
|
"EventName": "AVX_INSTS.ALL",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Approximate counts of AVX & AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions that employ 256-bit operations, including (but not necessarily limited to) rep string instructions that use 256-bit loads and stores for optimized performance, XSAVE* and XRSTOR*, and operations that transition the x87 FPU data registers between x87 and MMX.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of X87 FP assists due to output values.",
|
|
"EventCode": "0xCA",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "FP_ASSIST.X87_OUTPUT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of X87 assists due to output value.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of X87 FP assists due to input values.",
|
|
"EventCode": "0xCA",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "FP_ASSIST.X87_INPUT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of X87 assists due to input value.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
|
"EventCode": "0xCA",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
|
"EventCode": "0xCA",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "FP_ASSIST.SIMD_INPUT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Number of SIMD FP assists due to input values",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
|
"EventCode": "0xCA",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1e",
|
|
"EventName": "FP_ASSIST.ANY",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
|
"CounterMask": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
}
|
|
] |