aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/drivers/i2c/busses/i2c-mtk.c
Fede2782 6db4831e98
Import A346BXXU4BWK2 kernel source 
Android 14
2024-04-28 15:51:13 +02:00

2202 lines
60 KiB
C
Raw Blame History

/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (c) 2019 MediaTek Inc.
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/i2c.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/sched.h>
#include <linux/delay.h>
#include <linux/errno.h>
#include <linux/err.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/wait.h>
#include <linux/mm.h>
#include <linux/dma-mapping.h>
#include <linux/scatterlist.h>
#include <linux/io.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/arm-smccc.h>
#include <linux/soc/mediatek/mtk_sip_svc.h>
#include <linux/syscore_ops.h>
#ifdef CONFIG_MTK_GPU_SPM_DVFS_SUPPORT
#include <mtk_kbase_spm.h>
#endif
#include "i2c-mtk.h"
static struct i2c_dma_info g_dma_regs[I2C_MAX_CHANNEL];
static struct mt_i2c *g_mt_i2c[I2C_MAX_CHANNEL];
static struct mtk_i2c_compatible i2c_common_compat;
static struct mtk_i2c_pll i2c_pll_info;
static inline void _i2c_writeb(u8 value, struct mt_i2c *i2c, u16 offset)
{
writeb(value, i2c->base + offset);
}
static inline u8 _i2c_readb(struct mt_i2c *i2c, u16 offset)
{
return readb(i2c->base + offset);
}
static inline void _i2c_writew(u16 value, struct mt_i2c *i2c, u16 offset)
{
writew(value, i2c->base + offset);
}
static inline u16 _i2c_readw(struct mt_i2c *i2c, u16 offset)
{
return readw(i2c->base + offset);
}
#define raw_i2c_writew(val, i2c, ch_ofs, ofs) \
do { \
if (((i2c)->dev_comp->ver == 0x2) && (V2_##ofs != 0xfff)) \
_i2c_writew(val, i2c, ch_ofs + (V2_##ofs)); \
else if (((i2c)->dev_comp->ver == 0x1) && (ofs != 0xfff)) \
_i2c_writew(val, i2c, ch_ofs + ofs); \
} while (0)
#define raw_i2c_readw(i2c, ch_ofs, ofs) \
({ \
u16 value = 0; \
if (((i2c)->dev_comp->ver == 0x2) && (V2_##ofs != 0xfff)) \
value = _i2c_readw(i2c, ch_ofs + (V2_##ofs)); \
else if (((i2c)->dev_comp->ver == 0x1) && (ofs != 0xfff)) \
value = _i2c_readw(i2c, ch_ofs + ofs); \
value; \
})
#define i2c_writeb(val, i2c, ofs) _i2c_writeb(val, i2c, i2c->ch_offset + ofs)
#define i2c_readb(i2c, ofs) _i2c_readb(i2c, i2c->ch_offset + ofs)
#define i2c_writew(val, i2c, ofs) raw_i2c_writew(val, i2c, i2c->ch_offset, ofs)
#define i2c_readw(i2c, ofs) raw_i2c_readw(i2c, i2c->ch_offset, ofs)
#define i2c_writew_shadow(val, i2c, ofs) raw_i2c_writew(val, i2c, 0, ofs)
#define i2c_readw_shadow(i2c, ofs) raw_i2c_readw(i2c, 0, ofs)
void __iomem *cg_base;
s32 map_cg_regs(struct mt_i2c *i2c)
{
struct device_node *cg_node;
int ret = -1;
if (!cg_base && i2c->dev_comp->clk_compatible[0]) {
cg_node = of_find_compatible_node(NULL, NULL,
i2c->dev_comp->clk_compatible);
if (!cg_node) {
pr_info("Cannot find cg_node\n");
return -ENODEV;
}
cg_base = of_iomap(cg_node, 0);
if (!cg_base) {
pr_info("cg_base iomap failed\n");
return -ENOMEM;
}
ret = 0;
}
return ret;
}
void dump_cg_regs(struct mt_i2c *i2c)
{
u32 clk_sta_val, clk_sta_offs, cg_bit;
u32 clk_sel_val, arbit_val, clk_sel_offs, arbit_offs;
if (!cg_base || i2c->id >= I2C_MAX_CHANNEL) {
pr_info("cg_base %p, i2c id = %d\n", cg_base, i2c->id);
return;
}
clk_sta_offs = i2c->clk_sta_offset;
clk_sta_val = readl(cg_base + clk_sta_offs);
cg_bit = i2c->cg_bit;
pr_info("[I2C] cg regs dump:\n"
"name %s, offset 0x%x: value = 0x%08x, bit %d, clock %s\n",
i2c->dev_comp->clk_compatible,
clk_sta_offs, clk_sta_val, cg_bit,
clk_sta_val & (1 << cg_bit) ? "off":"on");
/* Dump clk source & arbit bit */
clk_sel_offs = i2c->dev_comp->clk_sel_offset;
clk_sel_val = readl(cg_base + clk_sel_offs);
arbit_offs = i2c->dev_comp->arbit_offset;
arbit_val = readl(cg_base + arbit_offs);
pr_info("[I2C] clk src & arbit dump:\n"
"name: %s, clk_sel_offs: 0x%x, val=0x%08x, arbit_offs: 0x%x, val=0x%08x\n",
i2c->dev_comp->clk_compatible,
clk_sel_offs, clk_sel_val,
arbit_offs, arbit_val);
}
void __iomem *dma_base;
s32 map_dma_regs(void)
{
struct device_node *dma_node;
dma_node = of_find_compatible_node(NULL, NULL, "mediatek,ap_dma");
if (!dma_node) {
pr_info("Cannot find dma_node\n");
return -ENODEV;
}
dma_base = of_iomap(dma_node, 0);
if (!dma_base) {
pr_info("dma_base iomap failed\n");
return -ENOMEM;
}
return 0;
}
void dump_dma_regs(void)
{
unsigned int status;
int i;
if (!dma_base) {
pr_info("dma_base NULL\n");
return;
}
status = readl(dma_base + 8);
pr_info("DMA RUNNING STATUS : 0x%x .\n", status);
for (i = 0; i < 21 ; i++) {
if (status & (0x1 << i))
pr_info("DMA[%d] CONTROL REG : 0x%x, DEBUG : 0x%x .\n",
i,
readl(dma_base + 0x80 + 0x80 * i + 0x18),
readl(dma_base + 0x80 + 0x80 * i + 0x50));
}
}
static inline void i2c_writel_dma(u32 value, struct mt_i2c *i2c, u8 offset)
{
if (!i2c->fifo_only)
writel(value, i2c->pdmabase + i2c->ch_offset_dma + offset);
}
static inline u32 i2c_readl_dma(struct mt_i2c *i2c, u8 offset)
{
if (!i2c->fifo_only)
return readl(i2c->pdmabase + i2c->ch_offset_dma + offset);
return 0;
}
static void record_i2c_dma_info(struct mt_i2c *i2c)
{
g_dma_regs[i2c->id].base =
(unsigned long)i2c->pdmabase;
g_dma_regs[i2c->id].int_flag =
i2c_readl_dma(i2c, OFFSET_INT_FLAG);
g_dma_regs[i2c->id].int_en =
i2c_readl_dma(i2c, OFFSET_INT_EN);
g_dma_regs[i2c->id].en =
i2c_readl_dma(i2c, OFFSET_EN);
g_dma_regs[i2c->id].rst =
i2c_readl_dma(i2c, OFFSET_RST);
g_dma_regs[i2c->id].stop =
i2c_readl_dma(i2c, OFFSET_STOP);
g_dma_regs[i2c->id].flush =
i2c_readl_dma(i2c, OFFSET_FLUSH);
g_dma_regs[i2c->id].con =
i2c_readl_dma(i2c, OFFSET_CON);
g_dma_regs[i2c->id].tx_mem_addr =
i2c_readl_dma(i2c, OFFSET_TX_MEM_ADDR);
g_dma_regs[i2c->id].rx_mem_addr =
i2c_readl_dma(i2c, OFFSET_RX_MEM_ADDR);
g_dma_regs[i2c->id].tx_len =
i2c_readl_dma(i2c, OFFSET_TX_LEN);
g_dma_regs[i2c->id].rx_len =
i2c_readl_dma(i2c, OFFSET_RX_LEN);
g_dma_regs[i2c->id].int_buf_size =
i2c_readl_dma(i2c, OFFSET_INT_BUF_SIZE);
g_dma_regs[i2c->id].debug_sta =
i2c_readl_dma(i2c, OFFSET_DEBUG_STA);
g_dma_regs[i2c->id].tx_mem_addr2 =
i2c_readl_dma(i2c, OFFSET_TX_MEM_ADDR2);
g_dma_regs[i2c->id].rx_mem_addr2 =
i2c_readl_dma(i2c, OFFSET_RX_MEM_ADDR2);
}
static void record_i2c_info(struct mt_i2c *i2c, int tmo)
{
int idx = i2c->rec_idx;
if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_8BIT)
i2c->rec_info[idx].slave_addr = i2c_readw(i2c, OFFSET_SLAVE_ADDR);
else if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_64BIT)
i2c->rec_info[idx].slave_addr = i2c_readw(i2c, OFFSET_SLAVE_ADDR1);
i2c->rec_info[idx].intr_stat = i2c->irq_stat;
i2c->rec_info[idx].control = i2c_readw(i2c, OFFSET_CONTROL);
i2c->rec_info[idx].fifo_stat = i2c_readw(i2c, OFFSET_FIFO_STAT);
i2c->rec_info[idx].debug_stat = i2c_readw(i2c, OFFSET_DEBUGSTAT);
i2c->rec_info[idx].tmo = tmo;
i2c->rec_info[idx].end_time = sched_clock();
i2c->rec_idx++;
if (i2c->rec_idx == I2C_RECORD_LEN)
i2c->rec_idx = 0;
}
static void dump_i2c_info(struct mt_i2c *i2c)
{
int i;
int idx = i2c->rec_idx;
unsigned long long endtime;
unsigned long ns;
if (i2c->buffermode) /* no i2c history @ buffermode */
return;
dev_info(i2c->dev, "last transfer info:\n");
for (i = 0; i < I2C_RECORD_LEN; i++) {
if (idx == 0)
idx = I2C_RECORD_LEN;
idx--;
endtime = i2c->rec_info[idx].end_time;
ns = do_div(endtime, 1000000000);
dev_info(i2c->dev,
"[%02d] [%5lu.%06lu] SLAVE_ADDR=%x,INTR_STAT=%x,CONTROL=%x,FIFO_STAT=%x,DEBUGSTAT=%x, tmo=%d\n",
i,
(unsigned long)endtime,
ns/1000,
i2c->rec_info[idx].slave_addr,
i2c->rec_info[idx].intr_stat,
i2c->rec_info[idx].control,
i2c->rec_info[idx].fifo_stat,
i2c->rec_info[idx].debug_stat,
i2c->rec_info[idx].tmo
);
}
}
static int mt_i2c_clock_enable(struct mt_i2c *i2c)
{
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
int ret = 0;
ret = clk_prepare_enable(i2c->clk_dma);
if (ret)
return ret;
if (i2c->clk_pal != NULL) {
ret = clk_prepare_enable(i2c->clk_pal);
if (ret)
goto err_main;
}
if (i2c->clk_arb != NULL) {
ret = clk_prepare_enable(i2c->clk_arb);
if (ret)
return ret;
}
ret = clk_prepare_enable(i2c->clk_main);
if (ret)
goto err_main;
if (i2c->have_pmic) {
ret = clk_prepare_enable(i2c->clk_pmic);
if (ret)
goto err_pmic;
}
spin_lock(&i2c->cg_lock);
if (i2c->suspended)
ret = -EIO;
else
i2c->cg_cnt++;
spin_unlock(&i2c->cg_lock);
if (ret) {
dev_info(i2c->dev, "err, access at suspend no irq stage\n");
goto err_cg;
}
return 0;
err_cg:
if (i2c->have_pmic)
clk_disable_unprepare(i2c->clk_pmic);
err_pmic:
clk_disable_unprepare(i2c->clk_main);
err_main:
if (i2c->clk_arb)
clk_disable_unprepare(i2c->clk_arb);
clk_disable_unprepare(i2c->clk_dma);
return ret;
#else
return 0;
#endif
}
static void mt_i2c_clock_disable(struct mt_i2c *i2c)
{
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
if (i2c->have_pmic)
clk_disable_unprepare(i2c->clk_pmic);
clk_disable_unprepare(i2c->clk_main);
if (i2c->clk_pal != NULL)
clk_disable_unprepare(i2c->clk_pal);
if (i2c->clk_arb != NULL)
clk_disable_unprepare(i2c->clk_arb);
clk_disable_unprepare(i2c->clk_dma);
spin_lock(&i2c->cg_lock);
i2c->cg_cnt--;
spin_unlock(&i2c->cg_lock);
#endif
}
static int i2c_get_semaphore(struct mt_i2c *i2c)
{
#ifdef CONFIG_MTK_GPU_SPM_DVFS_SUPPORT
if (i2c->gpupm) {
if (dvfs_gpu_pm_spin_lock_for_vgpu() != 0) {
dev_info(i2c->dev, "sema time out.\n");
return -EBUSY;
}
}
#endif
switch (i2c->id) {
default:
return 0;
}
}
static int i2c_release_semaphore(struct mt_i2c *i2c)
{
#ifdef CONFIG_MTK_GPU_SPM_DVFS_SUPPORT
if (i2c->gpupm)
dvfs_gpu_pm_spin_unlock_for_vgpu();
#endif
switch (i2c->id) {
default:
return 0;
}
}
static void free_i2c_dma_bufs(struct mt_i2c *i2c)
{
dma_free_coherent(i2c->adap.dev.parent, PAGE_SIZE,
i2c->dma_buf.vaddr, i2c->dma_buf.paddr);
}
static inline void mt_i2c_wait_done(struct mt_i2c *i2c, u16 ch_off)
{
u16 start, tmo;
start = raw_i2c_readw(i2c, ch_off, OFFSET_START) & I2C_TRANSAC_START;
if (start) {
dev_info(i2c->dev, "wait transfer done before cg off.\n");
tmo = 100;
do {
msleep(20);
start = raw_i2c_readw(i2c, ch_off, OFFSET_START) &
I2C_TRANSAC_START;
tmo--;
} while (start && tmo);
if (start && !tmo) {
dev_info(i2c->dev, "wait transfer timeout.\n");
i2c_dump_info(i2c);
}
}
}
static inline void mt_i2c_init_hw(struct mt_i2c *i2c)
{
/* clear interrupt status */
i2c_writew_shadow(0, i2c, OFFSET_INTR_MASK);
i2c->irq_stat = i2c_readw_shadow(i2c, OFFSET_INTR_STAT);
i2c_writew_shadow(i2c->irq_stat, i2c, OFFSET_INTR_STAT);
i2c_writew_shadow(I2C_SOFT_RST, i2c, OFFSET_SOFTRESET);
/* Set ioconfig */
if (i2c->use_push_pull)
i2c_writew_shadow(I2C_IO_CONFIG_PUSH_PULL,
i2c, OFFSET_IO_CONFIG);
else
i2c_writew_shadow(I2C_IO_CONFIG_OPEN_DRAIN,
i2c, OFFSET_IO_CONFIG);
if (i2c->have_dcm)
i2c_writew_shadow(I2C_DCM_DISABLE, i2c, OFFSET_DCM_EN);
if (i2c->dev_comp->ver != 0x2)
i2c_writew_shadow(i2c->timing_reg, i2c, OFFSET_TIMING);
else
i2c_writew_shadow(i2c->timing_reg | I2C_TIMEOUT_EN, i2c,
OFFSET_TIMING);
if (i2c->dev_comp->set_ltiming)
i2c_writew_shadow(i2c->ltiming_reg, i2c, OFFSET_LTIMING);
i2c_writew_shadow(i2c->high_speed_reg, i2c, OFFSET_HS);
/* DMA warm reset, and waits for EN to become 0 */
i2c_writel_dma(I2C_DMA_WARM_RST, i2c, OFFSET_RST);
udelay(5);
if (i2c_readl_dma(i2c, OFFSET_EN) != 0) {
dev_info(i2c->dev, "DMA bus hang .\n");
dump_dma_regs();
WARN_ON(1);
}
}
/* calculate i2c port speed */
static int mtk_i2c_calculate_speed(struct mt_i2c *i2c,
unsigned int clk_src_in_hz,
unsigned int speed_hz,
unsigned int *timing_step_cnt,
unsigned int *timing_sample_cnt)
{
unsigned int khz;
unsigned int step_cnt;
unsigned int sample_cnt;
unsigned int sclk;
unsigned int hclk;
unsigned int max_step_cnt;
unsigned int sample_div = MAX_SAMPLE_CNT_DIV;
unsigned int step_div;
unsigned int min_div;
unsigned int best_mul;
unsigned int cnt_mul;
if (speed_hz > MAX_HS_MODE_SPEED) {
if (i2c->dev_comp->check_max_freq)
return -EINVAL;
max_step_cnt = MAX_HS_STEP_CNT_DIV;
} else if (speed_hz > MAX_FS_MODE_SPEED) {
max_step_cnt = MAX_HS_STEP_CNT_DIV;
} else {
max_step_cnt = MAX_STEP_CNT_DIV;
}
step_div = max_step_cnt;
/* Find the best combination */
khz = speed_hz / 1000;
hclk = clk_src_in_hz / 1000;
min_div = ((hclk >> 1) + khz - 1) / khz;
best_mul = MAX_SAMPLE_CNT_DIV * max_step_cnt;
for (sample_cnt = 1; sample_cnt <= MAX_SAMPLE_CNT_DIV; sample_cnt++) {
step_cnt = (min_div + sample_cnt - 1) / sample_cnt;
cnt_mul = step_cnt * sample_cnt;
if (step_cnt > max_step_cnt)
continue;
if (cnt_mul < best_mul) {
best_mul = cnt_mul;
sample_div = sample_cnt;
step_div = step_cnt;
if (best_mul == min_div)
break;
}
}
sample_cnt = sample_div;
step_cnt = step_div;
sclk = hclk / (2 * sample_cnt * step_cnt);
if (sclk > khz) {
dev_dbg(i2c->dev, "%s mode: unsupported speed (%ldkhz)\n",
(speed_hz > MAX_FS_MODE_SPEED) ? "HS" : "ST/FT",
(long int)khz);
return -ENOTSUPP;
}
if (i2c->dev_comp->cnt_constraint) {
if (--sample_cnt) {/* --sample_cnt = 0, setp_cnt needn't -1 */
step_cnt--;
}
} else {
sample_cnt--;
step_cnt--;
}
*timing_step_cnt = step_cnt;
*timing_sample_cnt = sample_cnt;
return 0;
}
static int i2c_set_speed(struct mt_i2c *i2c, unsigned int clk_src_in_hz)
{
int ret;
unsigned int step_cnt = 0;
unsigned int sample_cnt = 0;
unsigned int l_step_cnt = 0;
unsigned int l_sample_cnt = 0;
unsigned int speed_hz;
unsigned int duty = HALF_DUTY_CYCLE;
if (i2c->ext_data.isEnable && i2c->ext_data.timing)
speed_hz = i2c->ext_data.timing;
else
speed_hz = i2c->speed_hz;
if (speed_hz > MAX_FS_PLUS_MODE_SPEED && !i2c->hs_only) {
/* Set the hign speed mode register */
ret = mtk_i2c_calculate_speed(i2c, clk_src_in_hz,
MAX_FS_MODE_SPEED, &l_step_cnt, &l_sample_cnt);
if (ret < 0)
return ret;
ret = mtk_i2c_calculate_speed(i2c, clk_src_in_hz,
speed_hz, &step_cnt, &sample_cnt);
if (ret < 0)
return ret;
i2c->high_speed_reg = I2C_HS_HOLD_TIME |
I2C_TIME_DEFAULT_VALUE | I2C_HS_SPEED |
(sample_cnt & I2C_TIMING_SAMPLE_COUNT_MASK) << 12 |
((step_cnt - 1) & I2C_TIMING_SAMPLE_COUNT_MASK) << 8;
i2c->timing_reg =
(l_sample_cnt & I2C_TIMING_SAMPLE_COUNT_MASK) << 8 |
(l_step_cnt & I2C_TIMING_STEP_DIV_MASK) << 0;
if (i2c->dev_comp->set_ltiming) {
i2c->ltiming_reg = I2C_HS_HOLD_SEL | (l_sample_cnt << 6)
| (l_step_cnt << 0) |
(sample_cnt &
I2C_TIMING_SAMPLE_COUNT_MASK) << 12 |
((step_cnt + 1) &
I2C_TIMING_SAMPLE_COUNT_MASK) << 9;
}
} else {
if (speed_hz > I2C_DEFAUT_SPEED
&& speed_hz <= MAX_FS_MODE_SPEED
&& i2c->dev_comp->set_ltiming)
duty = DUTY_CYCLE;
ret = mtk_i2c_calculate_speed(i2c, clk_src_in_hz,
(speed_hz * 50 / duty), &step_cnt, &sample_cnt);
if (ret < 0)
return ret;
i2c->timing_reg =
(sample_cnt & I2C_TIMING_SAMPLE_COUNT_MASK) << 8 |
(step_cnt & I2C_TIMING_STEP_DIV_MASK) << 0;
if (i2c->dev_comp->set_ltiming) {
ret = mtk_i2c_calculate_speed(i2c, clk_src_in_hz,
(speed_hz * 50 / (100 - duty)),
&l_step_cnt, &l_sample_cnt);
if (ret < 0)
return ret;
i2c->ltiming_reg =
(l_sample_cnt &
I2C_TIMING_SAMPLE_COUNT_MASK) << 6 |
(l_step_cnt & I2C_TIMING_STEP_DIV_MASK) << 0;
}
/* Disable the high speed transaction */
i2c->high_speed_reg = I2C_TIME_CLR_VALUE;
}
return 0;
}
#ifdef I2C_DEBUG_FS
void i2c_dump_info1(struct mt_i2c *i2c)
{
if (i2c->ext_data.isEnable && i2c->ext_data.timing)
dev_info(i2c->dev, "I2C structure:\nspeed %d\n",
i2c->ext_data.timing);
else
dev_info(i2c->dev, "I2C structure:\nspeed %d\n",
i2c->speed_hz);
dev_info(i2c->dev, "I2C structure:\nOp %x\n", i2c->op);
dev_info(i2c->dev,
"I2C structure:\nData_size %x\nIrq_stat %x\nTrans_stop %d\n",
i2c->msg_len, i2c->irq_stat, i2c->trans_stop);
dev_info(i2c->dev, "base address %p\n", i2c->base);
dev_info(i2c->dev,
"I2C register:\nSLAVE_ADDR %x\nINTR_MASK %x\n",
(i2c_readw(i2c, OFFSET_SLAVE_ADDR)),
(i2c_readw(i2c, OFFSET_INTR_MASK)));
dev_info(i2c->dev,
"I2C register:\nINTR_STAT %x\nCONTROL %x\n",
(i2c_readw(i2c, OFFSET_INTR_STAT)),
(i2c_readw(i2c, OFFSET_CONTROL)));
dev_info(i2c->dev,
"I2C register:\nTRANSFER_LEN %x\nTRANSAC_LEN %x\n",
(i2c_readw(i2c, OFFSET_TRANSFER_LEN)),
(i2c_readw(i2c, OFFSET_TRANSAC_LEN)));
dev_info(i2c->dev,
"I2C register:\nDELAY_LEN %x\nTIMING %x\n",
(i2c_readw(i2c, OFFSET_DELAY_LEN)),
(i2c_readw(i2c, OFFSET_TIMING)));
dev_info(i2c->dev,
"I2C register:\nSTART %x\nFIFO_STAT %x\n",
(i2c_readw(i2c, OFFSET_START)),
(i2c_readw(i2c, OFFSET_FIFO_STAT)));
dev_info(i2c->dev,
"I2C register:\nIO_CONFIG %x\nHS %x\n",
(i2c_readw(i2c, OFFSET_IO_CONFIG)),
(i2c_readw(i2c, OFFSET_HS)));
dev_info(i2c->dev,
"I2C register:\nDEBUGSTAT %x\nEXT_CONF %x\nPATH_DIR %x\n",
(i2c_readw(i2c, OFFSET_DEBUGSTAT)),
(i2c_readw(i2c, OFFSET_EXT_CONF)),
(i2c_readw(i2c, OFFSET_PATH_DIR)));
}
void i2c_dump_info(struct mt_i2c *i2c)
{
/* I2CFUC(); */
/* int val=0; */
pr_info_ratelimited("%s: +++++++++++++++++++\n", __func__);
pr_info_ratelimited("I2C structure:\n"
I2CTAG "Clk=%ld,Id=%d,Op=0x%x,Irq_stat=0x%x,Total_len=0x%x\n"
I2CTAG "Trans_len=0x%x,Trans_num=0x%x,Trans_auxlen=0x%x,\n"
I2CTAG "speed=%d,Trans_stop=%u,cg_cnt=%d,hs_only=%d,\n"
I2CTAG "ch_offset=0x%x,ch_offset_default=0x%x\n",
i2c->main_clk, i2c->id, i2c->op, i2c->irq_stat, i2c->total_len,
i2c->msg_len, 1, i2c->msg_aux_len, i2c->speed_hz,
i2c->trans_stop, i2c->cg_cnt,
i2c->hs_only, i2c->ch_offset, i2c->ch_offset_default);
pr_info_ratelimited("base addr:0x%p\n", i2c->base);
pr_info_ratelimited("I2C register:\n"
I2CTAG "SLAVE_ADDR=0x%x,INTR_MASK=0x%x,INTR_STAT=0x%x,\n"
I2CTAG "CONTROL=0x%x,TRANSFER_LEN=0x%x,TRANSAC_LEN=0x%x,\n"
I2CTAG "DELAY_LEN=0x%x,TIMING=0x%x,LTIMING=0x%x,START=0x%x\n"
I2CTAG "FIFO_STAT=0x%x,IO_CONFIG=0x%x,HS=0x%x\n"
I2CTAG "DCM_EN=0x%x,DEBUGSTAT=0x%x,EXT_CONF=0x%x\n"
I2CTAG "TRANSFER_LEN_AUX=0x%x,OFFSET_DMA_FSM_DEBUG=0x%x\n"
I2CTAG "OFFSET_MCU_INTR=0x%x\n",
(_i2c_readw(i2c, ((i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_8BIT) ?
OFFSET_SLAVE_ADDR : OFFSET_SLAVE_ADDR1) + i2c->ch_offset)),
(i2c_readw(i2c, OFFSET_INTR_MASK)),
(i2c_readw(i2c, OFFSET_INTR_STAT)),
(i2c_readw(i2c, OFFSET_CONTROL)),
(i2c_readw(i2c, OFFSET_TRANSFER_LEN)),
(i2c_readw(i2c, OFFSET_TRANSAC_LEN)),
(i2c_readw(i2c, OFFSET_DELAY_LEN)),
(i2c_readw(i2c, OFFSET_TIMING)),
(i2c_readw(i2c, OFFSET_LTIMING)),
(i2c_readw(i2c, OFFSET_START)),
(i2c_readw(i2c, OFFSET_FIFO_STAT)),
(i2c_readw(i2c, OFFSET_IO_CONFIG)),
(i2c_readw(i2c, OFFSET_HS)),
(i2c_readw(i2c, OFFSET_DCM_EN)),
(i2c_readw(i2c, OFFSET_DEBUGSTAT)),
(i2c_readw(i2c, OFFSET_EXT_CONF)),
(i2c_readw(i2c, OFFSET_TRANSFER_LEN_AUX)),
(i2c_readw(i2c, OFFSET_DMA_FSM_DEBUG)),
(i2c_readw(i2c, OFFSET_MCU_INTR)));
pr_info_ratelimited("before enable DMA register(0x%lx):\n"
I2CTAG "INT_FLAG=0x%x,INT_EN=0x%x,EN=0x%x,RST=0x%x,\n"
I2CTAG "STOP=0x%x,FLUSH=0x%x,CON=0x%x,\n"
I2CTAG "TX_MEM_ADDR=0x%x, RX_MEM_ADDR=0x%x\n"
I2CTAG "TX_LEN=0x%x,RX_LEN=0x%x,INT_BUF_SIZE=0x%x,\n"
I2CTAG "DEBUGSTA=0x%x,TX_MEM_ADDR2=0x%x, RX_MEM_ADDR2=0x%x\n",
g_dma_regs[i2c->id].base,
g_dma_regs[i2c->id].int_flag,
g_dma_regs[i2c->id].int_en,
g_dma_regs[i2c->id].en,
g_dma_regs[i2c->id].rst,
g_dma_regs[i2c->id].stop,
g_dma_regs[i2c->id].flush,
g_dma_regs[i2c->id].con,
g_dma_regs[i2c->id].tx_mem_addr,
g_dma_regs[i2c->id].rx_mem_addr,
g_dma_regs[i2c->id].tx_len,
g_dma_regs[i2c->id].rx_len,
g_dma_regs[i2c->id].int_buf_size, g_dma_regs[i2c->id].debug_sta,
g_dma_regs[i2c->id].tx_mem_addr2,
g_dma_regs[i2c->id].rx_mem_addr2);
pr_info_ratelimited("DMA register(0x%p):\n"
I2CTAG "INT_FLAG=0x%x,INT_EN=0x%x,EN=0x%x,RST=0x%x,\n"
I2CTAG "STOP=0x%x,FLUSH=0x%x,CON=0x%x,\n"
I2CTAG "TX_MEM_ADDR=0x%x, RX_MEM_ADDR=0x%x,\n"
I2CTAG "TX_LEN=0x%x,RX_LEN=x%x,INT_BUF_SIZE=0x%x,\n"
I2CTAG "DEBUGSTA=0x%x,TX_MEM_ADDR2=0x%x, RX_MEM_ADDR2=0x%x\n",
i2c->pdmabase,
(i2c_readl_dma(i2c, OFFSET_INT_FLAG)),
(i2c_readl_dma(i2c, OFFSET_INT_EN)),
(i2c_readl_dma(i2c, OFFSET_EN)),
(i2c_readl_dma(i2c, OFFSET_RST)),
(i2c_readl_dma(i2c, OFFSET_STOP)),
(i2c_readl_dma(i2c, OFFSET_FLUSH)),
(i2c_readl_dma(i2c, OFFSET_CON)),
(i2c_readl_dma(i2c, OFFSET_TX_MEM_ADDR)),
(i2c_readl_dma(i2c, OFFSET_RX_MEM_ADDR)),
(i2c_readl_dma(i2c, OFFSET_TX_LEN)),
(i2c_readl_dma(i2c, OFFSET_RX_LEN)),
(i2c_readl_dma(i2c, OFFSET_INT_BUF_SIZE)),
(i2c_readl_dma(i2c, OFFSET_DEBUG_STA)),
(i2c_readl_dma(i2c, OFFSET_TX_MEM_ADDR2)),
(i2c_readl_dma(i2c, OFFSET_RX_MEM_ADDR2)));
pr_info_ratelimited("%s: -----------------------\n", __func__);
dump_i2c_info(i2c);
if (i2c->ccu_offset) {
dev_info(i2c->dev, "I2C CCU register:\n"
I2CTAG "SLAVE_ADDR=0x%x,INTR_MASK=0x%x,\n"
I2CTAG "INTR_STAT=0x%x,CONTROL=0x%x,\n"
I2CTAG "TRANSFER_LEN=0x%x, TRANSAC_LEN=0x%x,DELAY_LEN=0x%x\n"
I2CTAG "TIMING=0x%x,LTIMING=0x%x,START=0x%x,FIFO_STAT=0x%x,\n"
I2CTAG "IO_CONFIG=0x%x,HS=0x%x,DCM_EN=0x%x,DEBUGSTAT=0x%x,\n"
I2CTAG "EXT_CONF=0x%x,TRANSFER_LEN_AUX=0x%x\n"
I2CTAG "OFFSET_DMA_FSM_DEBUG=0x%x,OFFSET_MCU_INTR=0x%x\n",
(_i2c_readw(i2c, ((i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_8BIT) ?
OFFSET_SLAVE_ADDR : OFFSET_SLAVE_ADDR1) + i2c->ccu_offset)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_INTR_MASK)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_INTR_STAT)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_CONTROL)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_TRANSFER_LEN)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_TRANSAC_LEN)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_DELAY_LEN)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_TIMING)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_LTIMING)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_START)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_FIFO_STAT)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_IO_CONFIG)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_HS)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_DCM_EN)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_DEBUGSTAT)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_EXT_CONF)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_TRANSFER_LEN_AUX)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_DMA_FSM_DEBUG)),
(raw_i2c_readw(i2c, i2c->ccu_offset, OFFSET_MCU_INTR)));
}
}
#else
void i2c_dump_info(struct mt_i2c *i2c)
{
}
#endif
void i2c_gpio_dump_info(struct mt_i2c *i2c)
{
#ifndef CONFIG_MT_I2C_FPGA_ENABLE
if (i2c->gpiobase) {
dev_info(i2c->dev, "%s +++++++++++++++++++\n", __func__);
//gpio_dump_regs_range(i2c->scl_gpio_id, i2c->sda_gpio_id);
dev_info(i2c->dev, "I2C gpio structure:\n"
I2CTAG "EH_CFG=0x%x,PU_CFG=0x%x,RSEL_CFG=0x%x\n",
readl(i2c->gpiobase + i2c->offset_eh_cfg),
readl(i2c->gpiobase + i2c->offset_pu_cfg),
readl(i2c->gpiobase + i2c->offset_rsel_cfg));
} else
dev_info(i2c->dev, "i2c gpiobase is NULL\n");
#endif
}
void dump_i2c_status(int id)
{
if (id >= I2C_MAX_CHANNEL) {
pr_info("error %s, id = %d\n", __func__, id);
return;
}
if (!g_mt_i2c[id]) {
pr_info("error %s, g_mt_i2c[%d] == NULL\n", __func__, id);
return;
}
dump_cg_regs(g_mt_i2c[id]);
(void)mt_i2c_clock_enable(g_mt_i2c[id]);
i2c_dump_info(g_mt_i2c[id]);
mt_i2c_clock_disable(g_mt_i2c[id]);
}
EXPORT_SYMBOL(dump_i2c_status);
static int mt_i2c_do_transfer(struct mt_i2c *i2c)
{
u16 addr_reg = 0;
u16 control_reg = 0;
u16 ioconfig_reg = 0;
u16 start_reg = 0;
u16 int_reg = 0;
int tmo = i2c->adap.timeout;
unsigned int speed_hz = 0;
bool isDMA = false;
int data_size = 0;
u8 *ptr;
int ret = 0;
/* u16 ch_offset; */
i2c->trans_stop = false;
i2c->irq_stat = 0;
if ((i2c->total_len > 8 || i2c->msg_aux_len > 8)) {
if (!i2c->fifo_only) {
isDMA = true;
} else {
dev_info(i2c->dev, "i2c does not support dma mode\n");
return -EINVAL;
}
}
if (i2c->ext_data.isEnable && i2c->ext_data.timing)
speed_hz = i2c->ext_data.timing;
else
speed_hz = i2c->speed_hz;
if (i2c->ext_data.is_ch_offset) {
i2c->ch_offset = i2c->ext_data.ch_offset;
i2c->ch_offset_dma = i2c->ext_data.ch_offset_dma;
if (i2c->ext_data.ch_offset == 0) {
dev_info(i2c->dev, "Wrong channel offset for multi-channel\n");
i2c->ch_offset = i2c->ccu_offset;
}
} else {
i2c->ch_offset = i2c->ch_offset_default;
i2c->ch_offset_dma = i2c->ch_offset_dma_default;
}
#if defined(CONFIG_ARCH_MT6765)
i2c_writel(i2c, OFFSET_DEBUGCTRL, 0x28);
#endif
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
ret = i2c_set_speed(i2c,
clk_get_rate(i2c->clk_main) / i2c->clk_src_div);
#else
ret = i2c_set_speed(i2c, I2C_CLK_RATE);
#endif
if (ret) {
dev_info(i2c->dev, "Failed to set the speed\n");
return -EINVAL;
}
if ((i2c->dev_comp->ver == 0x2) && i2c->ltiming_reg) {
u32 tv1, tv2, tv;
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
tv1 = (clk_get_rate(i2c->clk_main) / i2c->clk_src_div) / 1000;
#else
tv1 = I2C_CLK_RATE / 1000;
#endif
tv1 = tv1 * MAX_SCL_LOW_TIME;
tv2 = (((i2c->ltiming_reg & LSTEP_MSK) + 1) *
(((i2c->ltiming_reg & LSAMPLE_MSK) >> 6) + 1));
tv = DIV_ROUND_UP(tv1, tv2);
i2c_writew(tv & 0xFFFF, i2c, OFFSET_HW_TIMEOUT);
/* dev_info(i2c->dev, "scl time out value %04X\n", */
/* (u16)(tv & 0xFFFF)); */
}
if (i2c->dev_comp->set_dt_div) {
if (i2c->clk_src_div > MAX_CLOCK_DIV) {
dev_info(i2c->dev, "Clock div error\n");
return -EINVAL;
}
i2c_writew(((i2c->clk_src_div - 1) << 8) +
(i2c->clk_src_div - 1),
i2c, OFFSET_CLOCK_DIV);
}
/* If use i2c pin from PMIC mt6397 side, need set PATH_DIR first */
if (i2c->have_pmic)
i2c_writew(I2C_CONTROL_WRAPPER, i2c, OFFSET_PATH_DIR);
if (speed_hz > 400000)
control_reg = I2C_CONTROL_ACKERR_DET_EN;
else
control_reg = I2C_CONTROL_ACKERR_DET_EN |
I2C_CONTROL_CLK_EXT_EN;
if (isDMA == true) /* DMA */
control_reg |=
I2C_CONTROL_DMA_EN |
I2C_CONTROL_DMAACK_EN |
I2C_CONTROL_ASYNC_MODE;
if (speed_hz > 400000)
control_reg |= I2C_CONTROL_RS;
if (i2c->op == I2C_MASTER_WRRD)
control_reg |= I2C_CONTROL_DIR_CHANGE | I2C_CONTROL_RS;
if (i2c->dev_comp->control_irq_sel == 1)
control_reg |= I2C_CONTROL_IRQ_SEL;
i2c_writew(control_reg, i2c, OFFSET_CONTROL);
/* set start condition */
if (speed_hz <= 100000)
i2c_writew(I2C_ST_START_CON, i2c, OFFSET_EXT_CONF);
else if (speed_hz > MAX_FS_PLUS_MODE_SPEED) {
i2c_writew(I2C_FS_PLUS_START_CON, i2c, OFFSET_EXT_CONF);
}
else {
if (i2c->dev_comp->ext_time_config != 0)
i2c_writew(i2c->dev_comp->ext_time_config,
i2c, OFFSET_EXT_CONF);
else
i2c_writew(I2C_FS_START_CON, i2c, OFFSET_EXT_CONF);
}
/* delay 5 scl_clk time between two transaction */
/* if (~control_reg & I2C_CONTROL_RS) */
i2c_writew(I2C_DELAY_LEN, i2c, OFFSET_DELAY_LEN);
/* Set ioconfig */
if (i2c->use_push_pull) {
ioconfig_reg = I2C_IO_CONFIG_PUSH_PULL;
} else {
ioconfig_reg = I2C_IO_CONFIG_OPEN_DRAIN;
if (i2c->dev_comp->set_aed)
ioconfig_reg |= ((i2c->aed<<4) &
I2C_IO_CONFIG_AED_MASK);
}
i2c_writew(ioconfig_reg, i2c, OFFSET_IO_CONFIG);
/* set i3c high speed master code */
i2c->i3c_en = (i2c_readw(i2c, OFFSET_DMA_FSM_DEBUG)) & I3C_EN;
if (i2c->i3c_en && (i2c->speed_hz > MAX_FS_PLUS_MODE_SPEED)
&& (!i2c->hs_only)) {
i2c_writew(I2C_HFIFO_ADDR_CLR, i2c, OFFSET_FIFO_ADDR_CLR);
i2c_writew(I3C_UNLOCK_HFIFO | I3C_NINTH_BIT | MASTER_CODE,
i2c, OFFSET_HFIFO_DATA);
}
if (i2c->dev_comp->ver != 0x2)
i2c_writew(i2c->timing_reg, i2c, OFFSET_TIMING);
else
i2c_writew(i2c->timing_reg | I2C_TIMEOUT_EN,
i2c, OFFSET_TIMING);
if (i2c->dev_comp->set_ltiming)
i2c_writew(i2c->ltiming_reg, i2c, OFFSET_LTIMING);
i2c_writew(i2c->high_speed_reg, i2c, OFFSET_HS);
if (i2c->have_dcm)
i2c_writew(I2C_DCM_ENABLE, i2c, OFFSET_DCM_EN);
addr_reg = i2c->addr << 1;
if (i2c->op == I2C_MASTER_RD)
addr_reg |= 0x1;
if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_8BIT)
i2c_writew(addr_reg, i2c, OFFSET_SLAVE_ADDR);
else if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_64BIT)
i2c_writew(addr_reg, i2c, OFFSET_SLAVE_ADDR1);
int_reg = I2C_HS_NACKERR | I2C_ACKERR |
I2C_TRANSAC_COMP | I2C_ARB_LOST;
if (i2c->dev_comp->ver == 0x2)
int_reg |= I2C_BUS_ERR | I2C_TIMEOUT;
if (i2c->ch_offset || (i2c->dev_comp->control_irq_sel == 1))
int_reg &= ~(I2C_HS_NACKERR | I2C_ACKERR);
/* Clear interrupt status */
i2c_writew(I2C_INTR_ALL, i2c, OFFSET_INTR_STAT);
if (i2c->ch_offset != 0)
i2c_writew(I2C_FIFO_ADDR_CLR_MCH | I2C_FIFO_ADDR_CLR,
i2c, OFFSET_FIFO_ADDR_CLR);
else
i2c_writew(I2C_FIFO_ADDR_CLR, i2c, OFFSET_FIFO_ADDR_CLR);
/* Enable interrupt */
i2c_writew(int_reg, i2c, OFFSET_INTR_MASK);
/* Set transfer and transaction len */
if (i2c->op == I2C_MASTER_WRRD) {
if ((i2c->appm) && (i2c->dev_comp->idvfs_i2c)) {
i2c_writew(
(i2c->msg_len & 0xFF) |
((i2c->msg_aux_len<<8) & 0x1F00),
i2c, OFFSET_TRANSFER_LEN);
} else {
i2c_writew(i2c->msg_len, i2c,
OFFSET_TRANSFER_LEN);
i2c_writew(i2c->msg_aux_len, i2c,
OFFSET_TRANSFER_LEN_AUX);
}
i2c_writew(0x02, i2c, OFFSET_TRANSAC_LEN);
} else if (i2c->op == I2C_MASTER_MULTI_WR) {
i2c_writew(i2c->msg_len, i2c, OFFSET_TRANSFER_LEN);
i2c_writew(i2c->total_len / i2c->msg_len,
i2c, OFFSET_TRANSAC_LEN);
} else {
i2c_writew(i2c->msg_len, i2c, OFFSET_TRANSFER_LEN);
i2c_writew(0x01, i2c, OFFSET_TRANSAC_LEN);
}
/* Prepare buffer data to start transfer */
if (isDMA == true && (!i2c->is_ccu_trig)) {
if (i2c->dev_comp->i2c_dma_handshake_rst == I2C_DMA_HANDSHAKE_RST) {
dev_dbg(i2c->dev, "side-band reset before dma config\n");
i2c_writew(I2C_SIDE_BAND_RST, i2c, OFFSET_SOFTRESET);
i2c_writel_dma(DMA_SIDE_BAND_RST, i2c, OFFSET_RST);
i2c_writew(0, i2c, OFFSET_SOFTRESET);
i2c_writel_dma(0, i2c, OFFSET_RST);
i2c_writew(I2C_FIFO_ADDR_CLR, i2c, OFFSET_FIFO_ADDR_CLR);
udelay(1);
}
if (i2c_readl_dma(i2c, OFFSET_EN)) {
i2c_writel_dma(I2C_DMA_WARM_RST, i2c, OFFSET_RST);
udelay(5);
}
if (i2c->ch_offset != 0) {
i2c_writel_dma(I2C_DMA_HARD_RST, i2c, OFFSET_RST);
i2c_writel_dma(0, i2c, OFFSET_RST);
}
if (i2c->op == I2C_MASTER_RD) {
i2c_writel_dma(I2C_DMA_INT_FLAG_NONE,
i2c, OFFSET_INT_FLAG);
if (i2c->dev_comp->dma_ver == DMA_HW_VERSION1)
i2c_writel_dma(I2C_DMA_CON_RX |
I2C_DMA_SKIP_CONFIG |
I2C_DMA_ASYNC_MODE, i2c, OFFSET_CON);
else
i2c_writel_dma(I2C_DMA_CON_RX, i2c, OFFSET_CON);
i2c_writel_dma(
lower_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_RX_MEM_ADDR);
if ((i2c->dev_comp->dma_support >= 2))
i2c_writel_dma(
upper_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_RX_MEM_ADDR2);
i2c_writel_dma(i2c->msg_len, i2c, OFFSET_RX_LEN);
} else if (i2c->op == I2C_MASTER_WR ||
i2c->op == I2C_MASTER_MULTI_WR) {
i2c_writel_dma(I2C_DMA_INT_FLAG_NONE,
i2c, OFFSET_INT_FLAG);
if (i2c->dev_comp->dma_ver == DMA_HW_VERSION1)
i2c_writel_dma(I2C_DMA_CON_TX |
I2C_DMA_SKIP_CONFIG |
I2C_DMA_ASYNC_MODE, i2c, OFFSET_CON);
else
i2c_writel_dma(I2C_DMA_CON_TX, i2c, OFFSET_CON);
i2c_writel_dma(
lower_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_TX_MEM_ADDR);
if ((i2c->dev_comp->dma_support >= 2))
i2c_writel_dma(
upper_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_TX_MEM_ADDR2);
i2c_writel_dma(i2c->total_len, i2c, OFFSET_TX_LEN);
} else {
i2c_writel_dma(0x0000, i2c, OFFSET_INT_FLAG);
if (i2c->dev_comp->dma_ver == DMA_HW_VERSION1)
i2c_writel_dma(0x0000 | I2C_DMA_SKIP_CONFIG |
I2C_DMA_ASYNC_MODE | I2C_DMA_DIR_CHANGE,
i2c, OFFSET_CON);
else
i2c_writel_dma(0x0000, i2c, OFFSET_CON);
i2c_writel_dma(lower_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_TX_MEM_ADDR);
i2c_writel_dma(lower_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_RX_MEM_ADDR);
if ((i2c->dev_comp->dma_support >= 2)) {
i2c_writel_dma(
upper_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_TX_MEM_ADDR2);
i2c_writel_dma(
upper_32_bits(i2c->dma_buf.paddr),
i2c, OFFSET_RX_MEM_ADDR2);
}
i2c_writel_dma(i2c->msg_len, i2c, OFFSET_TX_LEN);
i2c_writel_dma(i2c->msg_aux_len, i2c, OFFSET_RX_LEN);
}
record_i2c_dma_info(i2c);
/* flush before sending DMA start */
mb();
i2c_writel_dma(I2C_DMA_START_EN, i2c, OFFSET_EN);
} else {
if (i2c->op != I2C_MASTER_RD && (!i2c->is_ccu_trig)) {
data_size = i2c->total_len;
ptr = i2c->dma_buf.vaddr;
while (data_size--) {
i2c_writeb(*ptr, i2c, OFFSET_DATA_PORT);
ptr++;
}
}
}
if (i2c->dev_comp->ver == 0x2) {
if (!i2c->is_ccu_trig)
i2c_writew(I2C_MCU_INTR_EN, i2c, OFFSET_MCU_INTR);
else {
dev_info(i2c->dev, "I2C CCU trig.\n");
return 0;
}
}
/* flush before sending start */
mb();
if (!i2c->is_hw_trig)
i2c_writew(I2C_TRANSAC_START, i2c, OFFSET_START);
else {
dev_info(i2c->dev, "I2C hw trig.\n");
return 0;
}
tmo = wait_event_timeout(i2c->wait, i2c->trans_stop, tmo);
record_i2c_info(i2c, tmo);
if (tmo == 0) {
dev_info(i2c->dev, "addr:0x%x,transfer timeout\n",
i2c->addr);
start_reg = i2c_readw(i2c, OFFSET_START);
dev_info(i2c->dev,
"timeout:start=0x%x,ch_err=0x%x\n",
start_reg, i2c_readw(i2c, OFFSET_ERROR));
i2c_dump_info(i2c);
i2c_gpio_dump_info(i2c);
#if defined(CONFIG_MTK_GIC_EXT)
mt_irq_dump_status(i2c->irqnr);
#endif
dump_cg_regs(i2c);
if (i2c->ch_offset != 0)
i2c_writew(I2C_FIFO_ADDR_CLR_MCH | I2C_FIFO_ADDR_CLR,
i2c, OFFSET_FIFO_ADDR_CLR);
else
i2c_writew(I2C_FIFO_ADDR_CLR, i2c,
OFFSET_FIFO_ADDR_CLR);
/* This slave addr is used to check whether the shadow RG is */
/* mapped normally or not */
if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_8BIT)
dev_info(i2c->dev, "SLAVE_ADDR=0x%x (shadow RG)",
i2c_readw_shadow(i2c, OFFSET_SLAVE_ADDR));
else if (i2c->dev_comp->fifo_support == FIFO_SUPPORT_WIDTH_64BIT)
dev_info(i2c->dev, "SLAVE_ADDR=0x%x (shadow RG)",
_i2c_readw(i2c, OFFSET_SLAVE_ADDR1));
mt_i2c_init_hw(i2c);
if ((i2c->ch_offset) && (start_reg & I2C_RESUME_ARBIT)) {
i2c_writew_shadow(I2C_RESUME_ARBIT, i2c, OFFSET_START);
dev_info(i2c->dev, "bus channel transferred\n");
}
if (start_reg & I2C_TRANSAC_START) {
dev_info(i2c->dev, "bus tied low/high(0x%x)\n",
start_reg);
return -EIO;
}
return -ETIMEDOUT;
}
if (i2c->irq_stat & (I2C_HS_NACKERR | I2C_ACKERR |
I2C_TIMEOUT | I2C_BUS_ERR | I2C_IBI)) {
dev_info(i2c->dev,
"error:addr=0x%x,irq_stat=0x%x,ch_offset=0x%x,mask:0x%x\n",
i2c->addr, i2c->irq_stat, i2c->ch_offset, int_reg);
/* clear fifo addr:bit2,multi-chn;bit0,normal */
i2c_writew(I2C_FIFO_ADDR_CLR_MCH | I2C_FIFO_ADDR_CLR,
i2c, OFFSET_FIFO_ADDR_CLR);
if (i2c->ext_data.isEnable == false ||
i2c->ext_data.isFilterMsg == false) {
i2c_dump_info(i2c);
i2c_gpio_dump_info(i2c);
} else
dev_info(i2c->dev, "addr:0x%x,ext_data skip more log\n",
i2c->addr);
if ((i2c->irq_stat & (I2C_HS_NACKERR | I2C_ACKERR)))
dev_info(i2c->dev, "addr:0x%x,ACK error\n", i2c->addr);
if (i2c->irq_stat & I2C_TIMEOUT)
dev_info(i2c->dev, "addr:0x%x,SCL tied low timeout error\n",
i2c->addr);
if ((i2c->irq_stat & I2C_BUS_ERR))
dev_info(i2c->dev,
"bus error:start=0x%x,ch_err=0x%x,dbg_stat=0x%x\n",
i2c_readw(i2c, OFFSET_START),
i2c_readw(i2c, OFFSET_ERROR),
i2c_readw(i2c, OFFSET_DEBUGSTAT));
if ((i2c->irq_stat & I2C_IBI)) {
dev_info(i2c->dev,
"IBI error:start=0x%x,ch_err=0x%x,dbg_stat=0x%x\n",
i2c_readw(i2c, OFFSET_START),
i2c_readw(i2c, OFFSET_ERROR),
i2c_readw(i2c, OFFSET_DEBUGSTAT));
}
if ((i2c->irq_stat & I2C_TRANSAC_COMP) && i2c->ch_offset &&
(!(i2c->irq_stat & I2C_BUS_ERR))) {
dev_info(i2c->dev, "trans done with error");
return -EREMOTEIO;
}
/* Need init&kick if (intr_state&intr_mask) is greater than 1 */
if ((i2c->irq_stat & int_reg) > 1) {
mt_i2c_init_hw(i2c);
if (i2c->ch_offset) {
i2c_writew_shadow(I2C_RESUME_ARBIT,
i2c, OFFSET_START);
dev_info(i2c->dev, "bus channel transferred\n");
}
}
return -EREMOTEIO;
}
if (i2c->op != I2C_MASTER_WR && isDMA == false) {
if (i2c->op == I2C_MASTER_WRRD)
data_size = i2c->msg_aux_len;
else
data_size = i2c->msg_len;
ptr = i2c->dma_buf.vaddr;
while (data_size--) {
*ptr = i2c_readb(i2c, OFFSET_DATA_PORT);
ptr++;
}
}
dev_dbg(i2c->dev, "i2c transferred done.\n");
return 0;
}
static inline void mt_i2c_copy_to_dma(struct mt_i2c *i2c, struct i2c_msg *msg)
{
/*
* if the operate is write, write-read, multi-write,
* need to copy the data to DMA memory.
*/
if (!(msg->flags & I2C_M_RD))
memcpy(i2c->dma_buf.vaddr + i2c->total_len - msg->len,
msg->buf, msg->len);
}
static inline void mt_i2c_copy_from_dma(struct mt_i2c *i2c,
struct i2c_msg *msg)
{
/* if the operate is read, need to copy the data from DMA memory */
if (msg->flags & I2C_M_RD)
memcpy(msg->buf, i2c->dma_buf.vaddr, msg->len);
}
/*
* In MTK platform the STOP will be issued after each
* message was transferred which is not flow the clarify
* for i2c_transfer(), several I2C devices tolerate the STOP,
* but some device need Repeat-Start and do not compatible with STOP
* MTK platform has WRRD mode which can write then read with
* Repeat-Start between two message, so we combined two
* messages into one transaction.
* The max read length is 4096
*/
static bool mt_i2c_should_combine(struct i2c_msg *msg)
{
struct i2c_msg *next_msg = msg + 1;
if ((next_msg->len < 4096) &&
msg->addr == next_msg->addr &&
!(msg->flags & I2C_M_RD) &&
(next_msg->flags & I2C_M_RD) == I2C_M_RD) {
return true;
}
return false;
}
static bool mt_i2c_should_batch(struct i2c_msg *prev, struct i2c_msg *next)
{
if ((prev == NULL) || (next == NULL) ||
(prev->flags & I2C_M_RD) || (next->flags & I2C_M_RD))
return false;
if ((next != NULL) && (prev != NULL) &&
(prev->len == next->len && prev->addr == next->addr))
return true;
return false;
}
static int __mt_i2c_transfer(struct mt_i2c *i2c,
struct i2c_msg msgs[], int num)
{
int ret;
int left_num = num;
while (left_num--) {
/* In MTK platform the max transfer number is 4096 */
if (msgs->len > i2c->apdma_size) {
dev_dbg(i2c->dev,
" message data length is more than 255\n");
ret = -EINVAL;
goto err_exit;
}
if (msgs->addr == 0) {
dev_dbg(i2c->dev, " addr is invalid.\n");
ret = -EINVAL;
goto err_exit;
}
if (msgs->buf == NULL) {
dev_dbg(i2c->dev, " data buffer is NULL.\n");
ret = -EINVAL;
goto err_exit;
}
i2c->addr = msgs->addr;
i2c->msg_len = msgs->len;
i2c->msg_aux_len = 0;
if ((left_num + 1 == num) ||
!mt_i2c_should_batch(msgs - 1, msgs)) {
i2c->total_len = msgs->len;
if (msgs->flags & I2C_M_RD)
i2c->op = I2C_MASTER_RD;
else
i2c->op = I2C_MASTER_WR;
} else {
i2c->total_len += msgs->len;
}
/*
* always use DMA mode.
* 1st when write need copy the data of message to dma memory
* 2nd when read need copy the DMA data to the message buffer.
* The length should be less than 255.
*/
mt_i2c_copy_to_dma(i2c, msgs);
if (left_num >= 1) {
if (mt_i2c_should_batch(msgs, msgs + 1)) {
i2c->op = I2C_MASTER_MULTI_WR;
msgs++;
continue;
}
if (mt_i2c_should_combine(msgs)) {
i2c->msg_aux_len = (msgs + 1)->len;
i2c->op = I2C_MASTER_WRRD;
left_num--;
}
}
/* Use HW semaphore to protect device access between
* AP and SPM, or SCP
*/
if (i2c_get_semaphore(i2c) != 0) {
dev_info(i2c->dev, "get hw semaphore failed.\n");
return -EBUSY;
}
ret = mt_i2c_do_transfer(i2c);
/* Use HW semaphore to protect device access between
* AP and SPM, or SCP
*/
if (i2c_release_semaphore(i2c) != 0) {
dev_info(i2c->dev, "release hw semaphore failed.\n");
ret = -EBUSY;
}
if (ret < 0)
goto err_exit;
if (i2c->op == I2C_MASTER_WRRD)
mt_i2c_copy_from_dma(i2c, msgs + 1);
else
mt_i2c_copy_from_dma(i2c, msgs);
msgs++;
/* after combined two messages so we need ignore one */
if (left_num > 0 && i2c->op == I2C_MASTER_WRRD)
msgs++;
}
/* the return value is number of executed messages */
ret = num;
err_exit:
return ret;
}
#if (defined(CONFIG_TRUSTONIC_TEE_SUPPORT) || \
defined(CONFIG_MICROTRUST_TEE_SUPPORT))
int i2c_tui_enable_clock(int id)
{
struct i2c_adapter *adap;
struct mt_i2c *i2c;
int ret;
adap = i2c_get_adapter(id);
if (!adap) {
pr_info("Cannot get adapter\n");
return -1;
}
i2c = i2c_get_adapdata(adap);
ret = clk_prepare_enable(i2c->clk_main);
if (ret) {
pr_info("Cannot enable main clk\n");
return ret;
}
ret = clk_prepare_enable(i2c->clk_dma);
if (ret) {
pr_info("Cannot enable dma clk\n");
clk_disable_unprepare(i2c->clk_main);
return ret;
}
return 0;
}
int i2c_tui_disable_clock(int id)
{
struct i2c_adapter *adap;
struct mt_i2c *i2c;
adap = i2c_get_adapter(id);
if (!adap) {
pr_info("Cannot get adapter\n");
return -1;
}
i2c = i2c_get_adapdata(adap);
clk_disable_unprepare(i2c->clk_dma);
clk_disable_unprepare(i2c->clk_main);
return 0;
}
#endif
static int mt_i2c_transfer(struct i2c_adapter *adap,
struct i2c_msg msgs[], int num)
{
int ret;
struct mt_i2c *i2c = i2c_get_adapdata(adap);
ret = mt_i2c_clock_enable(i2c);
if (ret)
return -EBUSY;
mutex_lock(&i2c->i2c_mutex);
ret = __mt_i2c_transfer(i2c, msgs, num);
mutex_unlock(&i2c->i2c_mutex);
mt_i2c_clock_disable(i2c);
return ret;
}
static void mt_i2c_parse_extension(struct mt_i2c_ext *pext, u32 ext_flag,
u32 timing)
{
if (ext_flag & I2C_A_FILTER_MSG)
pext->isFilterMsg = true;
if (timing)
pext->timing = timing;
}
int mtk_i2c_transfer(struct i2c_adapter *adap, struct i2c_msg *msgs, int num,
u32 ext_flag, u32 timing)
{
int ret;
struct mt_i2c *i2c = i2c_get_adapdata(adap);
ret = mt_i2c_clock_enable(i2c);
if (ret)
return -EBUSY;
mutex_lock(&i2c->i2c_mutex);
i2c->ext_data.isEnable = true;
mt_i2c_parse_extension(&i2c->ext_data, ext_flag, timing);
ret = __mt_i2c_transfer(i2c, msgs, num);
i2c->ext_data.isEnable = false;
mutex_unlock(&i2c->i2c_mutex);
mt_i2c_clock_disable(i2c);
return ret;
}
EXPORT_SYMBOL(mtk_i2c_transfer);
int hw_trig_i2c_enable(struct i2c_adapter *adap)
{
struct mt_i2c *i2c = i2c_get_adapdata(adap);
if (!i2c->buffermode)
return -1;
if (mt_i2c_clock_enable(i2c))
return -EBUSY;
mutex_lock(&i2c->i2c_mutex);
i2c->is_hw_trig = true;
mutex_unlock(&i2c->i2c_mutex);
return 0;
}
EXPORT_SYMBOL(hw_trig_i2c_enable);
int hw_trig_i2c_disable(struct i2c_adapter *adap)
{
struct mt_i2c *i2c = i2c_get_adapdata(adap);
if (!i2c->buffermode)
return -1;
mutex_lock(&i2c->i2c_mutex);
i2c->is_hw_trig = false;
mutex_unlock(&i2c->i2c_mutex);
mt_i2c_wait_done(i2c, 0);
mt_i2c_clock_disable(i2c);
return 0;
}
EXPORT_SYMBOL(hw_trig_i2c_disable);
int hw_trig_i2c_transfer(struct i2c_adapter *adap, struct i2c_msg *msgs,
int num)
{
int ret;
struct mt_i2c *i2c = i2c_get_adapdata(adap);
if (!i2c->buffermode)
return -1;
mutex_lock(&i2c->i2c_mutex);
ret = __mt_i2c_transfer(i2c, msgs, num);
mutex_unlock(&i2c->i2c_mutex);
return ret;
}
EXPORT_SYMBOL(hw_trig_i2c_transfer);
int i2c_ccu_enable(struct i2c_adapter *adap, u16 ch_offset)
{
int ret;
struct mt_i2c *i2c = i2c_get_adapdata(adap);
char buf[1];
/*This is just a dummy msg which is meaningless since these parameter
* is actually not used.
*/
struct i2c_msg dummy_msg = {
.addr = 0x1,
.flags = I2C_MASTER_RD,
.len = 1,
.buf = (char *)buf,
};
if (mt_i2c_clock_enable(i2c))
return -EBUSY;
mutex_lock(&i2c->i2c_mutex);
i2c->is_ccu_trig = true;
i2c->ext_data.ch_offset = ch_offset;
i2c->ext_data.is_ch_offset = true;
ret = __mt_i2c_transfer(i2c, &dummy_msg, 1);
i2c->is_ccu_trig = false;
i2c->ext_data.is_ch_offset = false;
mutex_unlock(&i2c->i2c_mutex);
return ret;
}
EXPORT_SYMBOL(i2c_ccu_enable);
int i2c_ccu_disable(struct i2c_adapter *adap)
{
struct mt_i2c *i2c = i2c_get_adapdata(adap);
mt_i2c_wait_done(i2c, i2c->ccu_offset);
mt_i2c_clock_disable(i2c);
return 0;
}
EXPORT_SYMBOL(i2c_ccu_disable);
static irqreturn_t mt_i2c_irq(int irqno, void *dev_id)
{
struct mt_i2c *i2c = dev_id;
/* mask and clear all interrupt for i2c, need think of i3c~~ */
i2c_writew(~(I2C_INTR_ALL), i2c, OFFSET_INTR_MASK);
i2c->irq_stat = i2c_readw(i2c, OFFSET_INTR_STAT);
i2c_writew(I2C_INTR_ALL, i2c, OFFSET_INTR_STAT);
i2c->trans_stop = true;
if (!i2c->is_hw_trig) {
wake_up(&i2c->wait);
if (!i2c->irq_stat) {
dev_info(i2c->dev, "addr: 0x%x, irq stat 0\n",
i2c->addr);
#if defined(CONFIG_MTK_GIC_EXT)
mt_irq_dump_status(i2c->irqnr);
#endif
} else {
/* for bxx debug start */
if ((i2c->irq_stat & (I2C_IBI | I2C_BUS_ERR))) {
dev_info(i2c->dev, "[bxx]cg_cnt:%d,irq_stat:0x%x\n",
i2c->cg_cnt, i2c->irq_stat);
}
}
} else {/* dump regs info for hw trig i2c if ACK err */
if (i2c->irq_stat & (I2C_HS_NACKERR | I2C_ACKERR)) {
dev_info(i2c->dev, "addr:0x%x,irq_stat:0x%x,transfer ACK error\n",
i2c->addr, i2c->irq_stat);
i2c_dump_info(i2c);
mt_i2c_init_hw(i2c);
} else {
dev_info(i2c->dev, "addr:0x%x, other irq_stat:0x%x\n",
i2c->addr, i2c->irq_stat);
}
}
return IRQ_HANDLED;
}
static u32 mt_i2c_functionality(struct i2c_adapter *adap)
{
return I2C_FUNC_I2C | I2C_FUNC_10BIT_ADDR | I2C_FUNC_SMBUS_EMUL;
}
static const struct i2c_algorithm mt_i2c_algorithm = {
.master_xfer = mt_i2c_transfer,
.functionality = mt_i2c_functionality,
};
static int mt_i2c_parse_dt(struct device_node *np, struct mt_i2c *i2c)
{
int ret = -1;
i2c->speed_hz = I2C_DEFAUT_SPEED;
of_property_read_u32(np, "clock-frequency", &i2c->speed_hz);
of_property_read_u32(np, "clock-div", &i2c->clk_src_div);
of_property_read_u32(np, "scl-gpio-id", &i2c->scl_gpio_id);
of_property_read_u32(np, "sda-gpio-id", &i2c->sda_gpio_id);
of_property_read_u32(np, "gpio_start", &i2c->gpio_start);
of_property_read_u32(np, "mem_len", &i2c->mem_len);
of_property_read_u32(np, "eh_cfg", &i2c->offset_eh_cfg);
of_property_read_u32(np, "pu_cfg", &i2c->offset_pu_cfg);
of_property_read_u32(np, "rsel_cfg", &i2c->offset_rsel_cfg);
of_property_read_u32(np, "id", (u32 *)&i2c->id);
of_property_read_u16(np, "clk_sta_offset",
(u16 *)&i2c->clk_sta_offset);
of_property_read_u8(np, "cg_bit", (u8 *)&i2c->cg_bit);
of_property_read_u32(np, "aed", &i2c->aed);
of_property_read_u32(np, "ch_offset_default",
&i2c->ch_offset_default);
of_property_read_u32(np, "ch_offset_dma_default",
&i2c->ch_offset_dma_default);
ret = of_property_read_u32(np, "ch_offset_ccu", &i2c->ccu_offset);
if (!ret)
i2c->has_ccu = true;
else
i2c->has_ccu = false;
i2c->have_pmic
= of_property_read_bool(np, "mediatek,have-pmic");
i2c->have_dcm
= of_property_read_bool(np, "mediatek,have-dcm");
i2c->use_push_pull
= of_property_read_bool(np, "mediatek,use-push-pull");
i2c->appm
= of_property_read_bool(np, "mediatek,appm_used");
i2c->gpupm
= of_property_read_bool(np, "mediatek,gpupm_used");
i2c->buffermode = of_property_read_bool(np, "mediatek,buffermode_used");
i2c->hs_only = of_property_read_bool(np, "mediatek,hs_only");
i2c->fifo_only = of_property_read_bool(np, "mediatek,fifo_only");
ret = of_property_read_u32(np, "apdma_size", &i2c->apdma_size);
if (ret)
i2c->apdma_size = MAX_DMA_TRANS_SIZE;
pr_info("[I2C]id:%d,freq:%d,div:%d,ch_offset:0x%x,offset_dma:0x%x,offset_ccu:0x%x,apdma_size:0x%x\n",
i2c->id, i2c->speed_hz, i2c->clk_src_div,
i2c->ch_offset_default,
i2c->ch_offset_dma_default, i2c->ccu_offset, i2c->apdma_size);
if (i2c->clk_src_div == 0)
return -EINVAL;
return 0;
}
int mt_i2c_parse_comp_data(void)
{
int ret = -1;
struct device_node *comp_node;
comp_node = of_find_compatible_node(NULL, NULL, "mediatek,i2c_common");
if (!comp_node) {
pr_info("Cannot find i2c_common node\n");
return -ENODEV;
}
of_property_read_u8(comp_node, "dma_support",
(u8 *)&i2c_common_compat.dma_support);
of_property_read_u8(comp_node, "fifo_support",
(u8 *)&i2c_common_compat.fifo_support);
of_property_read_u8(comp_node, "i2c_dma_handshake_rst",
(u8 *)&i2c_common_compat.i2c_dma_handshake_rst);
of_property_read_u8(comp_node, "idvfs",
(u8 *)&i2c_common_compat.idvfs_i2c);
of_property_read_u8(comp_node, "set_dt_div",
(u8 *)&i2c_common_compat.set_dt_div);
of_property_read_u8(comp_node, "check_max_freq",
(u8 *)&i2c_common_compat.check_max_freq);
of_property_read_u8(comp_node, "set_ltiming",
(u8 *)&i2c_common_compat.set_ltiming);
of_property_read_u8(comp_node, "set_aed",
(u8 *)&i2c_common_compat.set_aed);
of_property_read_u16(comp_node, "ext_time_config",
(u16 *)&i2c_common_compat.ext_time_config);
ret = of_property_count_u8_elems(comp_node, "clk_compatible");
if (ret > 0)
of_property_read_u8_array(comp_node, "clk_compatible",
(u8 *)i2c_common_compat.clk_compatible, ret);
else
pr_info("[I2C]No clk_compatible(%d)\n", ret);
of_property_read_u32(comp_node, "clk_sel_offset",
(u32 *)&i2c_common_compat.clk_sel_offset);
of_property_read_u32(comp_node, "arbit_offset",
(u32 *)&i2c_common_compat.arbit_offset);
of_property_read_u8(comp_node, "ver",
(u8 *)&i2c_common_compat.ver);
of_property_read_u8(comp_node, "dma_ver",
(u8 *)&i2c_common_compat.dma_ver);
of_property_read_u8(comp_node, "cnt_constraint",
(u8 *)&i2c_common_compat.cnt_constraint);
of_property_read_u8(comp_node, "control_irq_sel",
(u8 *)&i2c_common_compat.control_irq_sel);
return 0;
}
static const struct of_device_id mtk_i2c_of_match[] = {
{ .compatible = "mediatek,i2c", .data = &i2c_common_compat},
{},
};
MODULE_DEVICE_TABLE(of, mtk_i2c_of_match);
static int mt_i2c_probe(struct platform_device *pdev)
{
int ret = 0;
struct mt_i2c *i2c;
unsigned int clk_src_in_hz;
struct resource *res;
const struct of_device_id *of_id;
i2c = devm_kzalloc(&pdev->dev, sizeof(struct mt_i2c), GFP_KERNEL);
if (i2c == NULL)
return -ENOMEM;
ret = mt_i2c_parse_dt(pdev->dev.of_node, i2c);
if (ret)
return -EINVAL;
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
i2c->base = devm_ioremap_resource(&pdev->dev, res);
if (IS_ERR(i2c->base))
return PTR_ERR(i2c->base);
if (i2c->id < I2C_MAX_CHANNEL)
g_mt_i2c[i2c->id] = i2c;
if (!i2c->fifo_only) {
res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
i2c->pdmabase = devm_ioremap_resource(&pdev->dev, res);
if (IS_ERR(i2c->pdmabase))
return PTR_ERR(i2c->pdmabase);
}
i2c->gpiobase = devm_ioremap(&pdev->dev, i2c->gpio_start, i2c->mem_len);
if (IS_ERR(i2c->gpiobase)) {
i2c->gpiobase = NULL;
dev_info(&pdev->dev, "do not have gpio baseaddress node\n");
}
i2c->irqnr = platform_get_irq(pdev, 0);
if (i2c->irqnr <= 0)
return -EINVAL;
init_waitqueue_head(&i2c->wait);
of_id = of_match_node(mtk_i2c_of_match, pdev->dev.of_node);
if (!of_id)
return -EINVAL;
i2c->dev_comp = of_id->data;
i2c->i2c_pll_info = &i2c_pll_info;
i2c->adap.dev.of_node = pdev->dev.of_node;
i2c->dev = &i2c->adap.dev;
i2c->adap.dev.parent = &pdev->dev;
i2c->adap.owner = THIS_MODULE;
i2c->adap.algo = &mt_i2c_algorithm;
i2c->adap.algo_data = NULL;
i2c->adap.timeout = 2 * HZ;
i2c->adap.retries = 1;
i2c->adap.nr = i2c->id;
spin_lock_init(&i2c->cg_lock);
if (i2c->dev_comp->dma_support == MDA_SUPPORT_8G) {
if (dma_set_mask(&pdev->dev, DMA_BIT_MASK(33))) {
dev_info(&pdev->dev, "dma_set_mask return error.\n");
return -EINVAL;
}
} else if (i2c->dev_comp->dma_support == DMA_SUPPORT_64G) {
if (dma_set_mask(&pdev->dev, DMA_BIT_MASK(36))) {
dev_info(&pdev->dev, "dma_set_mask return error.\n");
return -EINVAL;
}
}
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
i2c->clk_main = devm_clk_get(&pdev->dev, "main");
if (IS_ERR(i2c->clk_main)) {
dev_info(&pdev->dev, "cannot get main clock\n");
return PTR_ERR(i2c->clk_main);
}
i2c->clk_dma = devm_clk_get(&pdev->dev, "dma");
if (IS_ERR(i2c->clk_dma)) {
if (!i2c->fifo_only) {
dev_info(&pdev->dev, "cannot get dma clock\n");
return PTR_ERR(i2c->clk_dma);
}
i2c->clk_dma = NULL;
}
i2c->clk_arb = devm_clk_get(&pdev->dev, "arb");
if (IS_ERR(i2c->clk_arb))
i2c->clk_arb = NULL;
else
dev_dbg(&pdev->dev, "i2c%d has the relevant arbitrator clk.\n",
i2c->id);
i2c->clk_pal = devm_clk_get(&pdev->dev, "pal");
if (IS_ERR(i2c->clk_pal))
i2c->clk_pal = NULL;
else
dev_dbg(&pdev->dev, "i2c%d has the relevant pal clk.\n",
i2c->id);
if (i2c->i2c_pll_info->clk_mux == NULL) {
i2c->i2c_pll_info->clk_mux = devm_clk_get(&pdev->dev, "mux");
if (IS_ERR(i2c->i2c_pll_info->clk_mux)) {
i2c->i2c_pll_info->clk_mux = NULL;
dev_info(&pdev->dev, "cannot get mux clock\n");
} else
dev_info(&pdev->dev,
"i2c%d has the relevant clk_mux clk.\n",
i2c->id);
}
if (i2c->i2c_pll_info->clk_p_main == NULL) {
i2c->i2c_pll_info->clk_p_main =
devm_clk_get(&pdev->dev, "p_main");
if (IS_ERR(i2c->i2c_pll_info->clk_p_main)) {
i2c->i2c_pll_info->clk_p_main = NULL;
dev_info(&pdev->dev, "cannot get p_main clock\n");
} else
dev_info(&pdev->dev,
"i2c%d has the relevant clk_p_main clk.\n",
i2c->id);
}
if (i2c->i2c_pll_info->clk_p_univ == NULL) {
i2c->i2c_pll_info->clk_p_univ =
devm_clk_get(&pdev->dev, "p_univ");
if (IS_ERR(i2c->i2c_pll_info->clk_p_univ)) {
i2c->i2c_pll_info->clk_p_univ = NULL;
dev_info(&pdev->dev, "cannot get p_univ clock\n");
} else
dev_info(&pdev->dev,
"i2c%d has the relevant clk_p_univ clk.\n",
i2c->id);
}
#endif
if (i2c->have_pmic) {
i2c->clk_pmic = devm_clk_get(&pdev->dev, "pmic");
if (IS_ERR(i2c->clk_pmic)) {
dev_info(&pdev->dev, "cannot get pmic clock\n");
return PTR_ERR(i2c->clk_pmic);
}
clk_src_in_hz = clk_get_rate(i2c->clk_pmic) / i2c->clk_src_div;
} else {
clk_src_in_hz = clk_get_rate(i2c->clk_main) / i2c->clk_src_div;
}
i2c->main_clk = clk_src_in_hz;
dev_info(&pdev->dev, "i2c%d clock source %p,clock src frequency %d\n",
i2c->id, i2c->clk_main, clk_src_in_hz);
strlcpy(i2c->adap.name, I2C_DRV_NAME, sizeof(i2c->adap.name));
mutex_init(&i2c->i2c_mutex);
ret = i2c_set_speed(i2c, clk_src_in_hz);
if (ret) {
dev_info(&pdev->dev, "Failed to set the speed\n");
return -EINVAL;
}
ret = mt_i2c_clock_enable(i2c);
if (ret) {
dev_info(&pdev->dev, "clock enable failed!\n");
return ret;
}
mt_i2c_init_hw(i2c);
mt_i2c_clock_disable(i2c);
ret = devm_request_irq(&pdev->dev, i2c->irqnr, mt_i2c_irq,
IRQF_NO_SUSPEND | IRQF_TRIGGER_NONE, I2C_DRV_NAME, i2c);
if (ret < 0) {
dev_info(&pdev->dev,
"Request I2C IRQ %d fail\n", i2c->irqnr);
return ret;
}
if (i2c->ch_offset_default)
i2c->dma_buf.vaddr = dma_alloc_coherent(&pdev->dev,
(PAGE_SIZE * 2), &i2c->dma_buf.paddr, GFP_KERNEL);
else
i2c->dma_buf.vaddr = dma_alloc_coherent(&pdev->dev,
PAGE_SIZE, &i2c->dma_buf.paddr, GFP_KERNEL);
if (i2c->dma_buf.vaddr == NULL) {
dev_info(&pdev->dev, "dma_alloc_coherent fail\n");
return -ENOMEM;
}
i2c_set_adapdata(&i2c->adap, i2c);
/* ret = i2c_add_adapter(&i2c->adap); */
ret = i2c_add_numbered_adapter(&i2c->adap);
if (ret) {
dev_info(&pdev->dev, "Failed to add i2c bus to i2c core\n");
free_i2c_dma_bufs(i2c);
return ret;
}
platform_set_drvdata(pdev, i2c);
if (!map_cg_regs(i2c))
pr_info("Map cg regs successfully.\n");
return 0;
}
static int mt_i2c_remove(struct platform_device *pdev)
{
struct mt_i2c *i2c = platform_get_drvdata(pdev);
i2c_del_adapter(&i2c->adap);
free_i2c_dma_bufs(i2c);
platform_set_drvdata(pdev, NULL);
return 0;
}
MODULE_DEVICE_TABLE(of, mt_i2c_match);
void mt_i2c_pll_resume(void)
{
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
if (i2c_pll_info.clk_mux && i2c_pll_info.clk_p_univ) {
pr_info("i2c main pll switch to univ pll\n");
clk_prepare_enable(i2c_pll_info.clk_mux);
clk_set_parent(i2c_pll_info.clk_mux, i2c_pll_info.clk_p_univ);
clk_disable_unprepare(i2c_pll_info.clk_mux);
} else {
pr_info("i2c no need switch top pll\n");
}
#endif
}
int mt_i2c_pll_suspend(void)
{
#if !defined(CONFIG_MT_I2C_FPGA_ENABLE)
int ret = 0;
const char *parent;
if (i2c_pll_info.clk_mux && i2c_pll_info.clk_p_main) {
pr_info("i2c univ pll switch to main pll\n");
ret = clk_prepare_enable(i2c_pll_info.clk_mux);
if (ret) {
pr_info("enable i2c clk_mux fail(%d)\n", ret);
return ret;
}
parent =
__clk_get_name(clk_get_parent(i2c_pll_info.clk_mux));
pr_info("i2c before parent: %s\n", parent);
ret = clk_set_parent(i2c_pll_info.clk_mux,
i2c_pll_info.clk_p_main);
if (ret) {
pr_info("set i2c clk_p_main fail(%d)\n", ret);
goto err_clk_set_main;
}
parent =
__clk_get_name(clk_get_parent(i2c_pll_info.clk_mux));
pr_info("i2c after parent: %s\n", parent);
clk_disable_unprepare(i2c_pll_info.clk_mux);
} else {
pr_info("i2c no need switch top pll\n");
}
return ret;
err_clk_set_main:
clk_disable_unprepare(i2c_pll_info.clk_mux);
return ret;
#else
return 0;
#endif
}
static struct syscore_ops mtk_i2c_syscore_ops = {
.resume = mt_i2c_pll_resume,
.suspend = mt_i2c_pll_suspend,
};
#ifdef CONFIG_PM_SLEEP
static int mt_i2c_suspend_noirq(struct device *dev)
{
struct platform_device *pdev = to_platform_device(dev);
struct mt_i2c *i2c = platform_get_drvdata(pdev);
int ret = 0;
spin_lock(&i2c->cg_lock);
if (i2c->cg_cnt > 0) {
ret = -EBUSY;
dev_info(i2c->dev, "%s(%d) busy\n", __func__, i2c->cg_cnt);
} else
i2c->suspended = true;
spin_unlock(&i2c->cg_lock);
return ret;
}
static int mt_i2c_resume_noirq(struct device *dev)
{
struct platform_device *pdev = to_platform_device(dev);
struct mt_i2c *i2c = platform_get_drvdata(pdev);
struct arm_smccc_res res;
spin_lock(&i2c->cg_lock);
i2c->suspended = false;
spin_unlock(&i2c->cg_lock);
if (i2c->ch_offset_default) {
if (mt_i2c_clock_enable(i2c))
dev_info(i2c->dev, "%s enable clock failed\n",
__func__);
/* Enable multi-channel DMA mode at ATF */
arm_smccc_smc(MTK_SIP_I2C_CONTROL, i2c->id,
V2_OFFSET_MULTI_DMA, I2C_SHADOW_REG_MODE, 0, 0, 0, 0, &res);
mt_i2c_clock_disable(i2c);
}
return 0;
}
#endif
static const struct dev_pm_ops mt_i2c_dev_pm_ops = {
#ifdef CONFIG_PM_SLEEP
.suspend_noirq = mt_i2c_suspend_noirq,
.resume_noirq = mt_i2c_resume_noirq,
#endif
};
static struct platform_driver mt_i2c_driver = {
.probe = mt_i2c_probe,
.remove = mt_i2c_remove,
.driver = {
.name = I2C_DRV_NAME,
.owner = THIS_MODULE,
.pm = &mt_i2c_dev_pm_ops,
.of_match_table = of_match_ptr(mtk_i2c_of_match),
},
};
#ifdef CONFIG_MTK_I2C_ARBITRATION
static s32 enable_arbitration(void)
{
struct device_node *pericfg_node;
void __iomem *pericfg_base;
pericfg_node = of_find_compatible_node(NULL, NULL, "mediatek,pericfg");
if (!pericfg_node) {
pr_info("Cannot find pericfg node\n");
return -ENODEV;
}
pericfg_base = of_iomap(pericfg_node, 0);
if (!pericfg_base) {
pr_info("pericfg iomap failed\n");
return -ENOMEM;
}
/* Enable the I2C arbitration */
writew(0x3, pericfg_base + OFFSET_PERI_I2C_MODE_ENABLE);
return 0;
}
#endif
#ifdef CONFIG_SAMSUNG_TUI
#ifdef CONFIG_PM_RUNTIME
static int stui_pm_ret;
#endif /* CONFIG_PM_RUNTIME */
int stui_i2c_lock(struct i2c_adapter *adap)
{
int ret = 0;
static struct mt_i2c *stui_i2c;
if (!adap) {
pr_err("cannot get adapter\n");
return -1;
}
i2c_lock_bus(adap, I2C_LOCK_ROOT_ADAPTER);
stui_i2c = i2c_get_adapdata(adap);
#ifdef CONFIG_PM_RUNTIME
stui_pm_ret = pm_runtime_get_sync(stui_i2c->dev);
if (stui_pm_ret < 0) {
ret = mt_i2c_clock_enable(stui_i2c);
if (ret)
goto out_err;
}
#else /* CONFIG_PM_RUNTIME */
ret = mt_i2c_clock_enable(stui_i2c);
if (ret)
goto out_err;
#endif /* CONFIG_PM_RUNTIME */
return 0;
out_err:
i2c_unlock_bus(adap, I2C_LOCK_ROOT_ADAPTER);
return ret;
}
int stui_i2c_unlock(struct i2c_adapter *adap)
{
static struct mt_i2c *stui_i2c;
if (!adap) {
pr_err("cannot get adapter\n");
return -1;
}
stui_i2c = i2c_get_adapdata(adap);
#ifdef CONFIG_PM_RUNTIME
if (stui_pm_ret < 0) {
mt_i2c_clock_disable(stui_i2c);
} else {
pm_runtime_mark_last_busy(stui_i2c->dev);
pm_runtime_put_autosuspend(stui_i2c->dev);
}
#else /* CONFIG_PM_RUNTIME */
mt_i2c_clock_disable(stui_i2c);
#endif /* CONFIG_PM_RUNTIME */
i2c_unlock_bus(adap, I2C_LOCK_ROOT_ADAPTER);
return 0;
}
#endif
static s32 __init mt_i2c_init(void)
{
#ifdef CONFIG_MTK_I2C_ARBITRATION
int ret;
ret = enable_arbitration();
if (ret) {
pr_info("Cannot enalbe arbitration.\n");
return ret;
}
#endif
if (!map_dma_regs())
pr_info("Mapp dma regs successfully.\n");
if (!mt_i2c_parse_comp_data())
pr_info("Get compatible data from dts successfully.\n");
register_syscore_ops(&mtk_i2c_syscore_ops);
pr_info("%s: driver as platform device\n", __func__);
return platform_driver_register(&mt_i2c_driver);
}
static void __exit mt_i2c_exit(void)
{
platform_driver_unregister(&mt_i2c_driver);
}
module_init(mt_i2c_init);
module_exit(mt_i2c_exit);
/* module_platform_driver(mt_i2c_driver); */
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("MediaTek I2C Bus Driver");
MODULE_AUTHOR("Xudong Chen <xudong.chen@mediatek.com>");
Reference in a new issue View git blame Copy permalink