26 lines
743 B
Plaintext
Executable file
26 lines
743 B
Plaintext
Executable file
* Freescale MXS Inter IC (I2C) Controller
|
|
|
|
Required properties:
|
|
- compatible: Should be "fsl,<chip>-i2c"
|
|
- reg: Should contain registers location and length
|
|
- interrupts: Should contain ERROR interrupt number
|
|
- clock-frequency: Desired I2C bus clock frequency in Hz.
|
|
Only 100000Hz and 400000Hz modes are supported.
|
|
- dmas: DMA specifier, consisting of a phandle to DMA controller node
|
|
and I2C DMA channel ID.
|
|
Refer to dma.txt and fsl-mxs-dma.txt for details.
|
|
- dma-names: Must be "rx-tx".
|
|
|
|
Examples:
|
|
|
|
i2c0: i2c@80058000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,imx28-i2c";
|
|
reg = <0x80058000 2000>;
|
|
interrupts = <111>;
|
|
clock-frequency = <100000>;
|
|
dmas = <&dma_apbx 6>;
|
|
dma-names = "rx-tx";
|
|
};
|