130 lines
5 KiB
Plaintext
Executable file
130 lines
5 KiB
Plaintext
Executable file
* Renesas Electronics Ethernet AVB
|
|
|
|
This file provides information on what the device node for the Ethernet AVB
|
|
interface contains.
|
|
|
|
Required properties:
|
|
- compatible: Must contain one or more of the following:
|
|
- "renesas,etheravb-r8a7743" for the R8A7743 SoC.
|
|
- "renesas,etheravb-r8a7745" for the R8A7745 SoC.
|
|
- "renesas,etheravb-r8a77470" for the R8A77470 SoC.
|
|
- "renesas,etheravb-r8a7790" for the R8A7790 SoC.
|
|
- "renesas,etheravb-r8a7791" for the R8A7791 SoC.
|
|
- "renesas,etheravb-r8a7792" for the R8A7792 SoC.
|
|
- "renesas,etheravb-r8a7793" for the R8A7793 SoC.
|
|
- "renesas,etheravb-r8a7794" for the R8A7794 SoC.
|
|
- "renesas,etheravb-rcar-gen2" as a fallback for the above
|
|
R-Car Gen2 and RZ/G1 devices.
|
|
|
|
- "renesas,etheravb-r8a774a1" for the R8A774A1 SoC.
|
|
- "renesas,etheravb-r8a7795" for the R8A7795 SoC.
|
|
- "renesas,etheravb-r8a7796" for the R8A7796 SoC.
|
|
- "renesas,etheravb-r8a77965" for the R8A77965 SoC.
|
|
- "renesas,etheravb-r8a77970" for the R8A77970 SoC.
|
|
- "renesas,etheravb-r8a77980" for the R8A77980 SoC.
|
|
- "renesas,etheravb-r8a77990" for the R8A77990 SoC.
|
|
- "renesas,etheravb-r8a77995" for the R8A77995 SoC.
|
|
- "renesas,etheravb-rcar-gen3" as a fallback for the above
|
|
R-Car Gen3 and RZ/G2 devices.
|
|
|
|
When compatible with the generic version, nodes must list the
|
|
SoC-specific version corresponding to the platform first followed by
|
|
the generic version.
|
|
|
|
- reg: Offset and length of (1) the register block and (2) the stream buffer.
|
|
The region for the register block is mandatory.
|
|
The region for the stream buffer is optional, as it is only present on
|
|
R-Car Gen2 and RZ/G1 SoCs, and on R-Car H3 (R8A7795), M3-W (R8A7796),
|
|
and M3-N (R8A77965).
|
|
- interrupts: A list of interrupt-specifiers, one for each entry in
|
|
interrupt-names.
|
|
If interrupt-names is not present, an interrupt specifier
|
|
for a single muxed interrupt.
|
|
- phy-mode: see ethernet.txt file in the same directory.
|
|
- phy-handle: see ethernet.txt file in the same directory.
|
|
- #address-cells: number of address cells for the MDIO bus, must be equal to 1.
|
|
- #size-cells: number of size cells on the MDIO bus, must be equal to 0.
|
|
- clocks: clock phandle and specifier pair.
|
|
- pinctrl-0: phandle, referring to a default pin configuration node.
|
|
|
|
Optional properties:
|
|
- interrupt-names: A list of interrupt names.
|
|
For the R-Car Gen 3 SoCs this property is mandatory;
|
|
it should include one entry per channel, named "ch%u",
|
|
where %u is the channel number ranging from 0 to 24.
|
|
For other SoCs this property is optional; if present
|
|
it should contain "mux" for a single muxed interrupt.
|
|
- pinctrl-names: pin configuration state name ("default").
|
|
- renesas,no-ether-link: boolean, specify when a board does not provide a proper
|
|
AVB_LINK signal.
|
|
- renesas,ether-link-active-low: boolean, specify when the AVB_LINK signal is
|
|
active-low instead of normal active-high.
|
|
|
|
Example:
|
|
|
|
ethernet@e6800000 {
|
|
compatible = "renesas,etheravb-r8a7795", "renesas,etheravb-rcar-gen3";
|
|
reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "ch0", "ch1", "ch2", "ch3",
|
|
"ch4", "ch5", "ch6", "ch7",
|
|
"ch8", "ch9", "ch10", "ch11",
|
|
"ch12", "ch13", "ch14", "ch15",
|
|
"ch16", "ch17", "ch18", "ch19",
|
|
"ch20", "ch21", "ch22", "ch23",
|
|
"ch24";
|
|
clocks = <&cpg CPG_MOD 812>;
|
|
power-domains = <&cpg>;
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <&phy0>;
|
|
|
|
pinctrl-0 = <ðer_pins>;
|
|
pinctrl-names = "default";
|
|
renesas,no-ether-link;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy0: ethernet-phy@0 {
|
|
rxc-skew-ps = <900>;
|
|
rxdv-skew-ps = <0>;
|
|
rxd0-skew-ps = <0>;
|
|
rxd1-skew-ps = <0>;
|
|
rxd2-skew-ps = <0>;
|
|
rxd3-skew-ps = <0>;
|
|
txc-skew-ps = <900>;
|
|
txen-skew-ps = <0>;
|
|
txd0-skew-ps = <0>;
|
|
txd1-skew-ps = <0>;
|
|
txd2-skew-ps = <0>;
|
|
txd3-skew-ps = <0>;
|
|
reg = <0>;
|
|
interrupt-parent = <&gpio2>;
|
|
interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
|
|
};
|
|
};
|