156 lines
5.1 KiB
C
Executable file
156 lines
5.1 KiB
C
Executable file
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* linux/arch/alpha/kernel/machvec_impl.h
|
|
*
|
|
* Copyright (C) 1997, 1998 Richard Henderson
|
|
*
|
|
* This file has goodies to help simplify instantiation of machine vectors.
|
|
*/
|
|
|
|
#include <asm/pgalloc.h>
|
|
|
|
/* Whee. These systems don't have an HAE:
|
|
IRONGATE, MARVEL, POLARIS, TSUNAMI, TITAN, WILDFIRE
|
|
Fix things up for the GENERIC kernel by defining the HAE address
|
|
to be that of the cache. Now we can read and write it as we like. ;-) */
|
|
#define IRONGATE_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#define MARVEL_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#define POLARIS_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#define TSUNAMI_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#define TITAN_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#define WILDFIRE_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
|
|
#ifdef CIA_ONE_HAE_WINDOW
|
|
#define CIA_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#endif
|
|
#ifdef MCPCIA_ONE_HAE_WINDOW
|
|
#define MCPCIA_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#endif
|
|
#ifdef T2_ONE_HAE_WINDOW
|
|
#define T2_HAE_ADDRESS (&alpha_mv.hae_cache)
|
|
#endif
|
|
|
|
/* Only a few systems don't define IACK_SC, handling all interrupts through
|
|
the SRM console. But splitting out that one case from IO() below
|
|
seems like such a pain. Define this to get things to compile. */
|
|
#define JENSEN_IACK_SC 1
|
|
#define T2_IACK_SC 1
|
|
#define WILDFIRE_IACK_SC 1 /* FIXME */
|
|
|
|
/*
|
|
* Some helpful macros for filling in the blanks.
|
|
*/
|
|
|
|
#define CAT1(x,y) x##y
|
|
#define CAT(x,y) CAT1(x,y)
|
|
|
|
#define DO_DEFAULT_RTC .rtc_port = 0x70
|
|
|
|
#define DO_EV4_MMU \
|
|
.max_asn = EV4_MAX_ASN, \
|
|
.mv_switch_mm = ev4_switch_mm, \
|
|
.mv_activate_mm = ev4_activate_mm, \
|
|
.mv_flush_tlb_current = ev4_flush_tlb_current, \
|
|
.mv_flush_tlb_current_page = ev4_flush_tlb_current_page
|
|
|
|
#define DO_EV5_MMU \
|
|
.max_asn = EV5_MAX_ASN, \
|
|
.mv_switch_mm = ev5_switch_mm, \
|
|
.mv_activate_mm = ev5_activate_mm, \
|
|
.mv_flush_tlb_current = ev5_flush_tlb_current, \
|
|
.mv_flush_tlb_current_page = ev5_flush_tlb_current_page
|
|
|
|
#define DO_EV6_MMU \
|
|
.max_asn = EV6_MAX_ASN, \
|
|
.mv_switch_mm = ev5_switch_mm, \
|
|
.mv_activate_mm = ev5_activate_mm, \
|
|
.mv_flush_tlb_current = ev5_flush_tlb_current, \
|
|
.mv_flush_tlb_current_page = ev5_flush_tlb_current_page
|
|
|
|
#define DO_EV7_MMU \
|
|
.max_asn = EV6_MAX_ASN, \
|
|
.mv_switch_mm = ev5_switch_mm, \
|
|
.mv_activate_mm = ev5_activate_mm, \
|
|
.mv_flush_tlb_current = ev5_flush_tlb_current, \
|
|
.mv_flush_tlb_current_page = ev5_flush_tlb_current_page
|
|
|
|
#define IO_LITE(UP,low) \
|
|
.hae_register = (unsigned long *) CAT(UP,_HAE_ADDRESS), \
|
|
.iack_sc = CAT(UP,_IACK_SC), \
|
|
.mv_ioread8 = CAT(low,_ioread8), \
|
|
.mv_ioread16 = CAT(low,_ioread16), \
|
|
.mv_ioread32 = CAT(low,_ioread32), \
|
|
.mv_iowrite8 = CAT(low,_iowrite8), \
|
|
.mv_iowrite16 = CAT(low,_iowrite16), \
|
|
.mv_iowrite32 = CAT(low,_iowrite32), \
|
|
.mv_readb = CAT(low,_readb), \
|
|
.mv_readw = CAT(low,_readw), \
|
|
.mv_readl = CAT(low,_readl), \
|
|
.mv_readq = CAT(low,_readq), \
|
|
.mv_writeb = CAT(low,_writeb), \
|
|
.mv_writew = CAT(low,_writew), \
|
|
.mv_writel = CAT(low,_writel), \
|
|
.mv_writeq = CAT(low,_writeq), \
|
|
.mv_ioportmap = CAT(low,_ioportmap), \
|
|
.mv_ioremap = CAT(low,_ioremap), \
|
|
.mv_iounmap = CAT(low,_iounmap), \
|
|
.mv_is_ioaddr = CAT(low,_is_ioaddr), \
|
|
.mv_is_mmio = CAT(low,_is_mmio) \
|
|
|
|
#define IO(UP,low) \
|
|
IO_LITE(UP,low), \
|
|
.pci_ops = &CAT(low,_pci_ops), \
|
|
.mv_pci_tbi = CAT(low,_pci_tbi)
|
|
|
|
#define DO_APECS_IO IO(APECS,apecs)
|
|
#define DO_CIA_IO IO(CIA,cia)
|
|
#define DO_IRONGATE_IO IO(IRONGATE,irongate)
|
|
#define DO_LCA_IO IO(LCA,lca)
|
|
#define DO_MARVEL_IO IO(MARVEL,marvel)
|
|
#define DO_MCPCIA_IO IO(MCPCIA,mcpcia)
|
|
#define DO_POLARIS_IO IO(POLARIS,polaris)
|
|
#define DO_T2_IO IO(T2,t2)
|
|
#define DO_TSUNAMI_IO IO(TSUNAMI,tsunami)
|
|
#define DO_TITAN_IO IO(TITAN,titan)
|
|
#define DO_WILDFIRE_IO IO(WILDFIRE,wildfire)
|
|
|
|
#define DO_PYXIS_IO IO_LITE(CIA,cia_bwx), \
|
|
.pci_ops = &cia_pci_ops, \
|
|
.mv_pci_tbi = cia_pci_tbi
|
|
|
|
/*
|
|
* In a GENERIC kernel, we have lots of these vectors floating about,
|
|
* all but one of which we want to go away. In a non-GENERIC kernel,
|
|
* we want only one, ever.
|
|
*
|
|
* Accomplish this in the GENERIC kernel by putting all of the vectors
|
|
* in the .init.data section where they'll go away. We'll copy the
|
|
* one we want to the real alpha_mv vector in setup_arch.
|
|
*
|
|
* Accomplish this in a non-GENERIC kernel by ifdef'ing out all but
|
|
* one of the vectors, which will not reside in .init.data. We then
|
|
* alias this one vector to alpha_mv, so no copy is needed.
|
|
*
|
|
* Upshot: set __initdata to nothing for non-GENERIC kernels.
|
|
*/
|
|
|
|
#ifdef CONFIG_ALPHA_GENERIC
|
|
#define __initmv __initdata
|
|
#define ALIAS_MV(x)
|
|
#else
|
|
#define __initmv __refdata
|
|
|
|
/* GCC actually has a syntax for defining aliases, but is under some
|
|
delusion that you shouldn't be able to declare it extern somewhere
|
|
else beforehand. Fine. We'll do it ourselves. */
|
|
#if 0
|
|
#define ALIAS_MV(system) \
|
|
struct alpha_machine_vector alpha_mv __attribute__((alias(#system "_mv"))); \
|
|
EXPORT_SYMBOL(alpha_mv);
|
|
#else
|
|
#define ALIAS_MV(system) \
|
|
asm(".global alpha_mv\nalpha_mv = " #system "_mv"); \
|
|
EXPORT_SYMBOL(alpha_mv);
|
|
#endif
|
|
#endif /* GENERIC */
|