433 lines
12 KiB
C
Executable file
433 lines
12 KiB
C
Executable file
/*
|
|
* Copyright 2017 Broadcom
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
* published by the Free Software Foundation (the "GPL").
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License version 2 (GPLv2) for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* version 2 (GPLv2) along with this source code.
|
|
*/
|
|
|
|
#include <linux/err.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <dt-bindings/clock/bcm-sr.h>
|
|
#include "clk-iproc.h"
|
|
|
|
#define REG_VAL(o, s, w) { .offset = o, .shift = s, .width = w, }
|
|
|
|
#define AON_VAL(o, pw, ps, is) { .offset = o, .pwr_width = pw, \
|
|
.pwr_shift = ps, .iso_shift = is }
|
|
|
|
#define SW_CTRL_VAL(o, s) { .offset = o, .shift = s, }
|
|
|
|
#define RESET_VAL(o, rs, prs) { .offset = o, .reset_shift = rs, \
|
|
.p_reset_shift = prs }
|
|
|
|
#define DF_VAL(o, kis, kiw, kps, kpw, kas, kaw) { .offset = o, \
|
|
.ki_shift = kis, .ki_width = kiw, .kp_shift = kps, .kp_width = kpw, \
|
|
.ka_shift = kas, .ka_width = kaw }
|
|
|
|
#define VCO_CTRL_VAL(uo, lo) { .u_offset = uo, .l_offset = lo }
|
|
|
|
#define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
|
.hold_shift = hs, .bypass_shift = bs }
|
|
|
|
|
|
static const struct iproc_pll_ctrl sr_genpll0 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |
|
|
IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 5, 1, 0),
|
|
.reset = RESET_VAL(0x0, 12, 11),
|
|
.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
|
|
.sw_ctrl = SW_CTRL_VAL(0x10, 31),
|
|
.ndiv_int = REG_VAL(0x10, 20, 10),
|
|
.ndiv_frac = REG_VAL(0x10, 0, 20),
|
|
.pdiv = REG_VAL(0x14, 0, 4),
|
|
.status = REG_VAL(0x30, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_genpll0_clk[] = {
|
|
[BCM_SR_GENPLL0_125M_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_125M_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 6, 0, 12),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL0_SCR_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_SCR_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x18, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL0_250M_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_250M_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x18, 20, 9),
|
|
},
|
|
[BCM_SR_GENPLL0_PCIE_AXI_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_PCIE_AXI_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 9, 3, 15),
|
|
.mdiv = REG_VAL(0x1c, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL0_PAXC_AXI_X2_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_PAXC_AXI_X2_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 10, 4, 16),
|
|
.mdiv = REG_VAL(0x1c, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL0_PAXC_AXI_CLK] = {
|
|
.channel = BCM_SR_GENPLL0_PAXC_AXI_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 11, 5, 17),
|
|
.mdiv = REG_VAL(0x1c, 20, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_genpll0_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_genpll0, NULL, 0, sr_genpll0_clk,
|
|
ARRAY_SIZE(sr_genpll0_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_genpll2 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |
|
|
IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 1, 13, 12),
|
|
.reset = RESET_VAL(0x0, 12, 11),
|
|
.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
|
|
.sw_ctrl = SW_CTRL_VAL(0x10, 31),
|
|
.ndiv_int = REG_VAL(0x10, 20, 10),
|
|
.ndiv_frac = REG_VAL(0x10, 0, 20),
|
|
.pdiv = REG_VAL(0x14, 0, 4),
|
|
.status = REG_VAL(0x30, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_genpll2_clk[] = {
|
|
[BCM_SR_GENPLL2_NIC_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_NIC_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 6, 0, 12),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL2_TS_500_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_TS_500_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x18, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL2_125_NITRO_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_125_NITRO_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x18, 20, 9),
|
|
},
|
|
[BCM_SR_GENPLL2_CHIMP_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_CHIMP_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 9, 3, 15),
|
|
.mdiv = REG_VAL(0x1c, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL2_NIC_FLASH_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_NIC_FLASH_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 10, 4, 16),
|
|
.mdiv = REG_VAL(0x1c, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL2_FS4_CLK] = {
|
|
.channel = BCM_SR_GENPLL2_FS4_CLK,
|
|
.enable = ENABLE_VAL(0x4, 11, 5, 17),
|
|
.mdiv = REG_VAL(0x1c, 20, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_genpll2_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_genpll2, NULL, 0, sr_genpll2_clk,
|
|
ARRAY_SIZE(sr_genpll2_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_genpll3 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |
|
|
IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 1, 19, 18),
|
|
.reset = RESET_VAL(0x0, 12, 11),
|
|
.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
|
|
.sw_ctrl = SW_CTRL_VAL(0x10, 31),
|
|
.ndiv_int = REG_VAL(0x10, 20, 10),
|
|
.ndiv_frac = REG_VAL(0x10, 0, 20),
|
|
.pdiv = REG_VAL(0x14, 0, 4),
|
|
.status = REG_VAL(0x30, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_genpll3_clk[] = {
|
|
[BCM_SR_GENPLL3_HSLS_CLK] = {
|
|
.channel = BCM_SR_GENPLL3_HSLS_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 6, 0, 12),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL3_SDIO_CLK] = {
|
|
.channel = BCM_SR_GENPLL3_SDIO_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x18, 10, 9),
|
|
},
|
|
};
|
|
|
|
static void sr_genpll3_clk_init(struct device_node *node)
|
|
{
|
|
iproc_pll_clk_setup(node, &sr_genpll3, NULL, 0, sr_genpll3_clk,
|
|
ARRAY_SIZE(sr_genpll3_clk));
|
|
}
|
|
CLK_OF_DECLARE(sr_genpll3_clk, "brcm,sr-genpll3", sr_genpll3_clk_init);
|
|
|
|
static const struct iproc_pll_ctrl sr_genpll4 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |
|
|
IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 1, 25, 24),
|
|
.reset = RESET_VAL(0x0, 12, 11),
|
|
.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
|
|
.sw_ctrl = SW_CTRL_VAL(0x10, 31),
|
|
.ndiv_int = REG_VAL(0x10, 20, 10),
|
|
.ndiv_frac = REG_VAL(0x10, 0, 20),
|
|
.pdiv = REG_VAL(0x14, 0, 4),
|
|
.status = REG_VAL(0x30, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_genpll4_clk[] = {
|
|
[BCM_SR_GENPLL4_CCN_CLK] = {
|
|
.channel = BCM_SR_GENPLL4_CCN_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 6, 0, 12),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL4_TPIU_PLL_CLK] = {
|
|
.channel = BCM_SR_GENPLL4_TPIU_PLL_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x18, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL4_NOC_CLK] = {
|
|
.channel = BCM_SR_GENPLL4_NOC_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x18, 20, 9),
|
|
},
|
|
[BCM_SR_GENPLL4_CHCLK_FS4_CLK] = {
|
|
.channel = BCM_SR_GENPLL4_CHCLK_FS4_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 9, 3, 15),
|
|
.mdiv = REG_VAL(0x1c, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL4_BRIDGE_FSCPU_CLK] = {
|
|
.channel = BCM_SR_GENPLL4_BRIDGE_FSCPU_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x4, 10, 4, 16),
|
|
.mdiv = REG_VAL(0x1c, 10, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_genpll4_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_genpll4, NULL, 0, sr_genpll4_clk,
|
|
ARRAY_SIZE(sr_genpll4_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_genpll5 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_HAS_NDIV_FRAC |
|
|
IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 1, 1, 0),
|
|
.reset = RESET_VAL(0x0, 12, 11),
|
|
.dig_filter = DF_VAL(0x0, 4, 3, 0, 4, 7, 3),
|
|
.sw_ctrl = SW_CTRL_VAL(0x10, 31),
|
|
.ndiv_int = REG_VAL(0x10, 20, 10),
|
|
.ndiv_frac = REG_VAL(0x10, 0, 20),
|
|
.pdiv = REG_VAL(0x14, 0, 4),
|
|
.status = REG_VAL(0x30, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_genpll5_clk[] = {
|
|
[BCM_SR_GENPLL5_FS4_HF_CLK] = {
|
|
.channel = BCM_SR_GENPLL5_FS4_HF_CLK,
|
|
.enable = ENABLE_VAL(0x4, 6, 0, 12),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
[BCM_SR_GENPLL5_CRYPTO_AE_CLK] = {
|
|
.channel = BCM_SR_GENPLL5_CRYPTO_AE_CLK,
|
|
.enable = ENABLE_VAL(0x4, 7, 1, 12),
|
|
.mdiv = REG_VAL(0x18, 10, 9),
|
|
},
|
|
[BCM_SR_GENPLL5_RAID_AE_CLK] = {
|
|
.channel = BCM_SR_GENPLL5_RAID_AE_CLK,
|
|
.enable = ENABLE_VAL(0x4, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x18, 20, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_genpll5_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_genpll5, NULL, 0, sr_genpll5_clk,
|
|
ARRAY_SIZE(sr_genpll5_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_lcpll0 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 2, 19, 18),
|
|
.reset = RESET_VAL(0x0, 31, 30),
|
|
.sw_ctrl = SW_CTRL_VAL(0x4, 31),
|
|
.ndiv_int = REG_VAL(0x4, 16, 10),
|
|
.pdiv = REG_VAL(0x4, 26, 4),
|
|
.status = REG_VAL(0x38, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_lcpll0_clk[] = {
|
|
[BCM_SR_LCPLL0_SATA_REFP_CLK] = {
|
|
.channel = BCM_SR_LCPLL0_SATA_REFP_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x14, 0, 9),
|
|
},
|
|
[BCM_SR_LCPLL0_SATA_REFN_CLK] = {
|
|
.channel = BCM_SR_LCPLL0_SATA_REFN_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x14, 10, 9),
|
|
},
|
|
[BCM_SR_LCPLL0_SATA_350_CLK] = {
|
|
.channel = BCM_SR_LCPLL0_SATA_350_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 9, 3, 15),
|
|
.mdiv = REG_VAL(0x14, 20, 9),
|
|
},
|
|
[BCM_SR_LCPLL0_SATA_500_CLK] = {
|
|
.channel = BCM_SR_LCPLL0_SATA_500_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 10, 4, 16),
|
|
.mdiv = REG_VAL(0x18, 0, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_lcpll0_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_lcpll0, NULL, 0, sr_lcpll0_clk,
|
|
ARRAY_SIZE(sr_lcpll0_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_lcpll1 = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 2, 22, 21),
|
|
.reset = RESET_VAL(0x0, 31, 30),
|
|
.sw_ctrl = SW_CTRL_VAL(0x4, 31),
|
|
.ndiv_int = REG_VAL(0x4, 16, 10),
|
|
.pdiv = REG_VAL(0x4, 26, 4),
|
|
.status = REG_VAL(0x38, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_lcpll1_clk[] = {
|
|
[BCM_SR_LCPLL1_WAN_CLK] = {
|
|
.channel = BCM_SR_LCPLL1_WAN_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x14, 0, 9),
|
|
},
|
|
[BCM_SR_LCPLL1_USB_REF_CLK] = {
|
|
.channel = BCM_SR_LCPLL1_USB_REF_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 8, 2, 14),
|
|
.mdiv = REG_VAL(0x14, 10, 9),
|
|
},
|
|
[BCM_SR_LCPLL1_CRMU_TS_CLK] = {
|
|
.channel = BCM_SR_LCPLL1_CRMU_TS_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 9, 3, 15),
|
|
.mdiv = REG_VAL(0x14, 20, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_lcpll1_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_lcpll1, NULL, 0, sr_lcpll1_clk,
|
|
ARRAY_SIZE(sr_lcpll1_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct iproc_pll_ctrl sr_lcpll_pcie = {
|
|
.flags = IPROC_CLK_AON | IPROC_CLK_PLL_NEEDS_SW_CFG,
|
|
.aon = AON_VAL(0x0, 2, 25, 24),
|
|
.reset = RESET_VAL(0x0, 31, 30),
|
|
.sw_ctrl = SW_CTRL_VAL(0x4, 31),
|
|
.ndiv_int = REG_VAL(0x4, 16, 10),
|
|
.pdiv = REG_VAL(0x4, 26, 4),
|
|
.status = REG_VAL(0x38, 12, 1),
|
|
};
|
|
|
|
static const struct iproc_clk_ctrl sr_lcpll_pcie_clk[] = {
|
|
[BCM_SR_LCPLL_PCIE_PHY_REF_CLK] = {
|
|
.channel = BCM_SR_LCPLL_PCIE_PHY_REF_CLK,
|
|
.flags = IPROC_CLK_AON,
|
|
.enable = ENABLE_VAL(0x0, 7, 1, 13),
|
|
.mdiv = REG_VAL(0x14, 0, 9),
|
|
},
|
|
};
|
|
|
|
static int sr_lcpll_pcie_clk_init(struct platform_device *pdev)
|
|
{
|
|
iproc_pll_clk_setup(pdev->dev.of_node,
|
|
&sr_lcpll_pcie, NULL, 0, sr_lcpll_pcie_clk,
|
|
ARRAY_SIZE(sr_lcpll_pcie_clk));
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id sr_clk_dt_ids[] = {
|
|
{ .compatible = "brcm,sr-genpll0", .data = sr_genpll0_clk_init },
|
|
{ .compatible = "brcm,sr-genpll2", .data = sr_genpll2_clk_init },
|
|
{ .compatible = "brcm,sr-genpll4", .data = sr_genpll4_clk_init },
|
|
{ .compatible = "brcm,sr-genpll5", .data = sr_genpll5_clk_init },
|
|
{ .compatible = "brcm,sr-lcpll0", .data = sr_lcpll0_clk_init },
|
|
{ .compatible = "brcm,sr-lcpll1", .data = sr_lcpll1_clk_init },
|
|
{ .compatible = "brcm,sr-lcpll-pcie", .data = sr_lcpll_pcie_clk_init },
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static int sr_clk_probe(struct platform_device *pdev)
|
|
{
|
|
int (*probe_func)(struct platform_device *);
|
|
|
|
probe_func = of_device_get_match_data(&pdev->dev);
|
|
if (!probe_func)
|
|
return -ENODEV;
|
|
|
|
return probe_func(pdev);
|
|
}
|
|
|
|
static struct platform_driver sr_clk_driver = {
|
|
.driver = {
|
|
.name = "sr-clk",
|
|
.of_match_table = sr_clk_dt_ids,
|
|
},
|
|
.probe = sr_clk_probe,
|
|
};
|
|
builtin_platform_driver(sr_clk_driver);
|