679 lines
20 KiB
C
Executable file
679 lines
20 KiB
C
Executable file
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author: Flora Fu, MediaTek
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_irq.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/mfd/core.h>
|
|
#include <linux/mfd/mt6323/core.h>
|
|
#include <linux/mfd/mt6357/core.h>
|
|
#include <linux/mfd/mt6358/core.h>
|
|
#include <linux/mfd/mt6359/core.h>
|
|
#include <linux/mfd/mt6397/core.h>
|
|
#include <linux/mfd/mt6323/registers.h>
|
|
#include <linux/mfd/mt6357/registers.h>
|
|
#include <linux/mfd/mt6358/registers.h>
|
|
#include <linux/mfd/mt6359/registers.h>
|
|
#include <linux/mfd/mt6397/registers.h>
|
|
|
|
#define MT6358_RTC_BASE 0x0588
|
|
#define MT6358_RTC_SIZE 0x3c
|
|
#define MT6358_RTC_WRTGR_OFFSET 0x3a
|
|
#define MT6397_RTC_BASE 0xe000
|
|
#define MT6397_RTC_SIZE 0x3e
|
|
#define MT6397_RTC_WRTGR_OFFSET 0x3c
|
|
|
|
static const struct resource mt6359_rtc_resources[] = {
|
|
{
|
|
.start = MT6358_RTC_BASE,
|
|
.end = MT6358_RTC_BASE + MT6358_RTC_SIZE,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = MT6359_IRQ_RTC,
|
|
.end = MT6359_IRQ_RTC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MT6358_RTC_WRTGR_OFFSET,
|
|
.end = MT6358_RTC_WRTGR_OFFSET,
|
|
.flags = IORESOURCE_REG,
|
|
},
|
|
};
|
|
|
|
static const struct resource mt6358_rtc_resources[] = {
|
|
{
|
|
.start = MT6358_RTC_BASE,
|
|
.end = MT6358_RTC_BASE + MT6358_RTC_SIZE,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = MT6358_IRQ_RTC,
|
|
.end = MT6358_IRQ_RTC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MT6358_RTC_WRTGR_OFFSET,
|
|
.end = MT6358_RTC_WRTGR_OFFSET,
|
|
.flags = IORESOURCE_REG,
|
|
},
|
|
};
|
|
|
|
static const struct resource mt6357_rtc_resources[] = {
|
|
{
|
|
.start = MT6358_RTC_BASE,
|
|
.end = MT6358_RTC_BASE + MT6358_RTC_SIZE,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = MT6357_IRQ_RTC,
|
|
.end = MT6357_IRQ_RTC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static const struct resource mt6397_rtc_resources[] = {
|
|
{
|
|
.start = MT6397_RTC_BASE,
|
|
.end = MT6397_RTC_BASE + MT6397_RTC_SIZE,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = MT6397_IRQ_RTC,
|
|
.end = MT6397_IRQ_RTC,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = MT6397_RTC_WRTGR_OFFSET,
|
|
.end = MT6397_RTC_WRTGR_OFFSET,
|
|
.flags = IORESOURCE_REG,
|
|
},
|
|
};
|
|
|
|
static const struct resource mt6397_pmic_resources[] = {
|
|
{
|
|
.start = MT6397_IRQ_THR_L,
|
|
.end = MT6397_IRQ_THR_H,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static const struct resource mt6323_keys_resources[] = {
|
|
DEFINE_RES_IRQ(MT6323_IRQ_STATUS_PWRKEY),
|
|
DEFINE_RES_IRQ(MT6323_IRQ_STATUS_FCHRKEY),
|
|
};
|
|
|
|
static const struct resource mt6397_keys_resources[] = {
|
|
DEFINE_RES_IRQ(MT6397_IRQ_PWRKEY),
|
|
DEFINE_RES_IRQ(MT6397_IRQ_HOMEKEY),
|
|
};
|
|
|
|
static const struct resource mt6357_keys_resources[] = {
|
|
DEFINE_RES_IRQ(MT6357_IRQ_PWRKEY),
|
|
DEFINE_RES_IRQ(MT6357_IRQ_HOMEKEY),
|
|
DEFINE_RES_IRQ(MT6357_IRQ_PWRKEY_R),
|
|
DEFINE_RES_IRQ(MT6357_IRQ_HOMEKEY_R),
|
|
};
|
|
|
|
static const struct resource mt6357_accdet_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_ACCDET, "ACCDET_IRQ"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_ACCDET_EINT0, "ACCDET_EINT0"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_ACCDET_EINT1, "ACCDET_EINT1"),
|
|
};
|
|
|
|
static const struct resource mt6359_accdet_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET, "ACCDET_IRQ"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET_EINT0, "ACCDET_EINT0"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_ACCDET_EINT1, "ACCDET_EINT1"),
|
|
};
|
|
|
|
static const struct resource mt6357_auxadc_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_AUXADC_IMP, "imp"),
|
|
};
|
|
|
|
static const struct resource mt6359_auxadc_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_AUXADC_IMP, "imp"),
|
|
};
|
|
|
|
static const struct resource mt6359_keys_resources[] = {
|
|
DEFINE_RES_IRQ(MT6359_IRQ_PWRKEY),
|
|
DEFINE_RES_IRQ(MT6359_IRQ_HOMEKEY),
|
|
DEFINE_RES_IRQ(MT6359_IRQ_PWRKEY_R),
|
|
DEFINE_RES_IRQ(MT6359_IRQ_HOMEKEY_R),
|
|
};
|
|
|
|
static const struct resource mt6357_lbat_service_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_BAT_H, "bat_h"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_BAT_L, "bat_l"),
|
|
};
|
|
|
|
static const struct resource mt6357_leds_resources[] = {
|
|
};
|
|
|
|
static const struct resource mt6359_lbat_service_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT_H, "bat_h"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT_L, "bat_l"),
|
|
};
|
|
|
|
static const struct resource mt6357_regulators_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VPROC_OC, "VPROC"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCORE_OC, "VCORE"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VMODEM_OC, "VMODEM"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VS1_OC, "VS1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VPA_OC, "VPA"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCORE_PREOC, "VCORE_PR"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VFE28_OC, "VFE28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VXO22_OC, "VXO22"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VRF18_OC, "VRF18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VRF12_OC, "VRF12"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VEFUSE_OC, "VEFUSE"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCN33_OC, "VCN33"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCN28_OC, "VCN28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCN18_OC, "VCN18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCAMA_OC, "VCAMA"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCAMD_OC, "VCAMD"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VCAMIO_OC, "VCAMIO"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VLDO28_OC, "VLDO28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VUSB33_OC, "VUSB33"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VAUX18_OC, "VAUX18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VAUD28_OC, "VAUD28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VIO28_OC, "VIO28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VIO18_OC, "VIO18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VSRAM_PROC_OC, "VSRAM_PROC"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VSRAM_OTHERS_OC, "VSRAM_OTHERS"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VIBR_OC, "VIBR"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VDRAM_OC, "VDRAM"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VMC_OC, "VMC"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VMCH_OC, "VMCH"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VEMC_OC, "VEMC"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VSIM1_OC, "VSIM1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_VSIM2_OC, "VSIM2"),
|
|
};
|
|
|
|
static const struct resource mt6359_regulators_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VPU_OC, "VPU"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCORE_OC, "VCORE"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VGPU11_OC, "VGPU11"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VGPU12_OC, "VGPU12"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VMODEM_OC, "VMODEM"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VPROC1_OC, "VPROC1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VPROC2_OC, "VPROC2"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VS1_OC, "VS1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VS2_OC, "VS2"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VPA_OC, "VPA"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VFE28_OC, "VFE28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VXO22_OC, "VXO22"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VRF18_OC, "VRF18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VRF12_OC, "VRF12"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VEFUSE_OC, "VEFUSE"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCN33_1_OC, "VCN33_1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCN33_2_OC, "VCN33_2"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCN13_OC, "VCN13"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCN18_OC, "VCN18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VA09_OC, "VA09"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VCAMIO_OC, "VCAMIO"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VA12_OC, "VA12"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VAUX18_OC, "VAUX18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VAUD18_OC, "VAUD18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VIO18_OC, "VIO18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSRAM_PROC1_OC, "VSRAM_PROC1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSRAM_PROC2_OC, "VSRAM_PROC2"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSRAM_OTHERS_OC, "VSRAM_OTHERS"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSRAM_MD_OC, "VSRAM_MD"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VEMC_OC, "VEMC"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSIM1_OC, "VSIM1"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VSIM2_OC, "VSIM2"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VUSB_OC, "VUSB"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VRFCK_OC, "VRFCK"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VBBCK_OC, "VBBCK"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VBIF28_OC, "VBIF28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VIBR_OC, "VIBR"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VIO28_OC, "VIO28"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VM18_OC, "VM18"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_VUFS_OC, "VUFS"),
|
|
};
|
|
|
|
static const struct resource mt6357_gauge_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_FG_BAT0_H, "COULOMB_H"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_FG_BAT0_L, "COULOMB_L"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_NAG_C_DLTV, "NAFG"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_FG_ZCV, "ZCV"),
|
|
};
|
|
|
|
|
|
static const struct resource mt6359_gauge_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_BAT_H, "COULOMB_H"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_BAT_L, "COULOMB_L"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT2_H, "VBAT_H"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT2_L, "VBAT_L"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_NAG_C_DLTV, "NAFG"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BATON_BAT_OUT, "BAT_OUT"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_ZCV, "ZCV"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_N_CHARGE_L, "FG_N_CHARGE_L"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_IAVG_H, "FG_IAVG_H"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_IAVG_L, "FG_IAVG_L"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT_TEMP_H, "BAT_TMP_H"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_BAT_TEMP_L, "BAT_TMP_L"),
|
|
};
|
|
|
|
static const struct resource mt6357_battery_oc_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_FG_CUR_H, "fg_cur_h"),
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_FG_CUR_L, "fg_cur_l"),
|
|
};
|
|
|
|
static const struct resource mt6359_battery_oc_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_CUR_H, "fg_cur_h"),
|
|
DEFINE_RES_IRQ_NAMED(MT6359_IRQ_FG_CUR_L, "fg_cur_l"),
|
|
};
|
|
|
|
static const struct resource mt6357_chrdet_resources[] = {
|
|
DEFINE_RES_IRQ_NAMED(MT6357_IRQ_CHRDET_EDGE, "chrdet"),
|
|
};
|
|
|
|
static const struct mfd_cell mt6323_devs[] = {
|
|
{
|
|
.name = "mt6323-regulator",
|
|
.of_compatible = "mediatek,mt6323-regulator"
|
|
}, {
|
|
.name = "mt6323-led",
|
|
.of_compatible = "mediatek,mt6323-led"
|
|
}, {
|
|
.name = "mtk-pmic-keys",
|
|
.num_resources = ARRAY_SIZE(mt6323_keys_resources),
|
|
.resources = mt6323_keys_resources,
|
|
.of_compatible = "mediatek,mt6323-keys"
|
|
},
|
|
};
|
|
|
|
static const struct mfd_cell mt6357_devs[] = {
|
|
{
|
|
.name = "mt635x-accdet",
|
|
.of_compatible = "mediatek,mt6357-accdet",
|
|
.num_resources = ARRAY_SIZE(mt6357_accdet_resources),
|
|
.resources = mt6357_accdet_resources,
|
|
}, {
|
|
.name = "mt635x-auxadc",
|
|
.of_compatible = "mediatek,mt6357-auxadc",
|
|
.num_resources = ARRAY_SIZE(mt6357_auxadc_resources),
|
|
.resources = mt6357_auxadc_resources,
|
|
}, {
|
|
.name = "mt6357-efuse",
|
|
.of_compatible = "mediatek,mt6357-efuse",
|
|
}, {
|
|
.name = "mt6357-lbat_service",
|
|
.of_compatible = "mediatek,mt6357-lbat_service",
|
|
.num_resources = ARRAY_SIZE(mt6357_lbat_service_resources),
|
|
.resources = mt6357_lbat_service_resources,
|
|
}, {
|
|
.name = "mt6357-regulator",
|
|
.of_compatible = "mediatek,mt6357-regulator",
|
|
.num_resources = ARRAY_SIZE(mt6357_regulators_resources),
|
|
.resources = mt6357_regulators_resources,
|
|
}, {
|
|
.name = "mtk-battery-oc-throttling",
|
|
.of_compatible = "mediatek,mt6357-battery_oc_throttling",
|
|
.num_resources = ARRAY_SIZE(mt6357_battery_oc_resources),
|
|
.resources = mt6357_battery_oc_resources,
|
|
}, {
|
|
.name = "mtk-dynamic-loading-throttling",
|
|
.of_compatible = "mediatek,mt6357-dynamic_loading_throttling",
|
|
}, {
|
|
.name = "mt6357-charger-type-detection",
|
|
.num_resources = ARRAY_SIZE(mt6357_chrdet_resources),
|
|
.resources = mt6357_chrdet_resources,
|
|
.of_compatible = "mediatek,mt6357-charger-type"
|
|
}, {
|
|
.name = "mtk_ts_pmic",
|
|
.of_compatible = "mediatek,mtk_ts_pmic"
|
|
}, {
|
|
.name = "mt6357_ts_buck1",
|
|
.of_compatible = "mediatek,mt6357_ts_buck1"
|
|
}, {
|
|
.name = "mt6357_ts_buck2",
|
|
.of_compatible = "mediatek,mt6357_ts_buck2"
|
|
}, {
|
|
.name = "leds-mt6357",
|
|
.of_compatible = "mediatek,mt6357_leds",
|
|
.num_resources = ARRAY_SIZE(mt6357_leds_resources),
|
|
.resources = mt6357_leds_resources
|
|
}, {
|
|
.name = "mtk-pmic-keys",
|
|
.num_resources = ARRAY_SIZE(mt6357_keys_resources),
|
|
.resources = mt6357_keys_resources,
|
|
.of_compatible = "mediatek,mt6357-keys"
|
|
}, {
|
|
.name = "mt6357-gauge",
|
|
.num_resources = ARRAY_SIZE(mt6357_gauge_resources),
|
|
.resources = mt6357_gauge_resources,
|
|
.of_compatible = "mediatek,mt6357-gauge",
|
|
}, {
|
|
.name = "mt-pmic",
|
|
.of_compatible = "mediatek,mt63xx-debug",
|
|
}, {
|
|
.name = "mt63xx-oc-debug",
|
|
.of_compatible = "mediatek,mt63xx-oc-debug",
|
|
}, {
|
|
.name = "mt6397-rtc",
|
|
.num_resources = ARRAY_SIZE(mt6357_rtc_resources),
|
|
.resources = mt6357_rtc_resources,
|
|
.of_compatible = "mediatek,mt6357-rtc",
|
|
}, {
|
|
.name = "mt6357-sound",
|
|
.of_compatible = "mediatek,mt6357-sound"
|
|
}, {
|
|
.name = "mtk-clock-buffer",
|
|
.of_compatible = "mediatek,clock_buffer",
|
|
}, {
|
|
.name = "mt6357-pulse-charger",
|
|
.of_compatible = "mediatek,mt6357-pulse-charger"
|
|
}
|
|
};
|
|
|
|
static const struct mfd_cell mt6358_devs[] = {
|
|
{
|
|
.name = "mt6358-regulator",
|
|
.of_compatible = "mediatek,mt6358-regulator"
|
|
}, {
|
|
.name = "mt6397-rtc",
|
|
.num_resources = ARRAY_SIZE(mt6358_rtc_resources),
|
|
.resources = mt6358_rtc_resources,
|
|
.of_compatible = "mediatek,mt6358-rtc",
|
|
}, {
|
|
.name = "mt6358-sound",
|
|
.of_compatible = "mediatek,mt6358-sound"
|
|
},
|
|
};
|
|
|
|
static const struct mfd_cell mt6359_devs[] = {
|
|
{
|
|
.name = "mt635x-accdet",
|
|
.of_compatible = "mediatek,mt6359-accdet",
|
|
.num_resources = ARRAY_SIZE(mt6359_accdet_resources),
|
|
.resources = mt6359_accdet_resources,
|
|
}, {
|
|
.name = "mt635x-auxadc",
|
|
.of_compatible = "mediatek,mt6359-auxadc",
|
|
.num_resources = ARRAY_SIZE(mt6359_auxadc_resources),
|
|
.resources = mt6359_auxadc_resources,
|
|
}, {
|
|
.name = "mt6359-efuse",
|
|
.of_compatible = "mediatek,mt6359-efuse",
|
|
}, {
|
|
.name = "mt6359-lbat_service",
|
|
.of_compatible = "mediatek,mt6359-lbat_service",
|
|
.num_resources = ARRAY_SIZE(mt6359_lbat_service_resources),
|
|
.resources = mt6359_lbat_service_resources,
|
|
}, {
|
|
.name = "mt6359-regulator",
|
|
.of_compatible = "mediatek,mt6359-regulator",
|
|
.num_resources = ARRAY_SIZE(mt6359_regulators_resources),
|
|
.resources = mt6359_regulators_resources,
|
|
}, {
|
|
.name = "mt63xx-oc-debug",
|
|
.of_compatible = "mediatek,mt63xx-oc-debug",
|
|
}, {
|
|
.name = "mt6397-rtc",
|
|
.num_resources = ARRAY_SIZE(mt6359_rtc_resources),
|
|
.resources = mt6359_rtc_resources,
|
|
.of_compatible = "mediatek,mt6359-rtc",
|
|
}, {
|
|
.name = "mtk-battery-oc-throttling",
|
|
.of_compatible = "mediatek,mt6359-battery_oc_throttling",
|
|
.num_resources = ARRAY_SIZE(mt6359_battery_oc_resources),
|
|
.resources = mt6359_battery_oc_resources,
|
|
}, {
|
|
.name = "mtk-dynamic-loading-throttling",
|
|
.of_compatible = "mediatek,mt6359-dynamic_loading_throttling",
|
|
}, {
|
|
.name = "mtk-clock-buffer",
|
|
.of_compatible = "mediatek,clock_buffer",
|
|
}, {
|
|
.name = "mtk-pmic-keys",
|
|
.num_resources = ARRAY_SIZE(mt6359_keys_resources),
|
|
.resources = mt6359_keys_resources,
|
|
.of_compatible = "mediatek,mt6359-keys"
|
|
}, {
|
|
.name = "mt6359-gauge",
|
|
.num_resources = ARRAY_SIZE(mt6359_gauge_resources),
|
|
.resources = mt6359_gauge_resources,
|
|
.of_compatible = "mediatek,mt6359-gauge",
|
|
}, {
|
|
.name = "mt-pmic",
|
|
.of_compatible = "mediatek,mt63xx-debug",
|
|
}, {
|
|
.name = "mt6359-sound",
|
|
.of_compatible = "mediatek,mt6359-sound"
|
|
}, {
|
|
.name = "mtk_ts_pmic",
|
|
.of_compatible = "mediatek,mtk_ts_pmic"
|
|
}
|
|
};
|
|
|
|
static const struct mfd_cell mt6397_devs[] = {
|
|
{
|
|
.name = "mt6397-pmic",
|
|
.num_resources = ARRAY_SIZE(mt6397_pmic_resources),
|
|
.resources = mt6397_pmic_resources,
|
|
.of_compatible = "mediatek,mt6397-pmic",
|
|
}, {
|
|
.name = "mt6397-rtc",
|
|
.num_resources = ARRAY_SIZE(mt6397_rtc_resources),
|
|
.resources = mt6397_rtc_resources,
|
|
.of_compatible = "mediatek,mt6397-rtc",
|
|
}, {
|
|
.name = "mt6397-regulator",
|
|
.of_compatible = "mediatek,mt6397-regulator",
|
|
}, {
|
|
.name = "mt6397-codec",
|
|
.of_compatible = "mediatek,mt6397-codec",
|
|
}, {
|
|
.name = "mt6397-clk",
|
|
.of_compatible = "mediatek,mt6397-clk",
|
|
}, {
|
|
.name = "mt6397-pinctrl",
|
|
.of_compatible = "mediatek,mt6397-pinctrl",
|
|
}, {
|
|
.name = "mtk-pmic-keys",
|
|
.num_resources = ARRAY_SIZE(mt6397_keys_resources),
|
|
.resources = mt6397_keys_resources,
|
|
.of_compatible = "mediatek,mt6397-keys"
|
|
}, {
|
|
.name = "mt6397-thermal",
|
|
.of_compatible = "mediatek,mt6397-thermal"
|
|
},
|
|
};
|
|
|
|
struct chip_data {
|
|
u32 cid_addr;
|
|
u32 cid_shift;
|
|
};
|
|
|
|
static const struct chip_data mt6323_core = {
|
|
.cid_addr = MT6323_CID,
|
|
.cid_shift = 0,
|
|
};
|
|
|
|
static const struct chip_data mt6357_core = {
|
|
.cid_addr = MT6357_SWCID,
|
|
.cid_shift = 8,
|
|
};
|
|
|
|
static const struct chip_data mt6358_core = {
|
|
.cid_addr = MT6358_SWCID,
|
|
.cid_shift = 8,
|
|
};
|
|
|
|
static const struct chip_data mt6359_core = {
|
|
.cid_addr = MT6359_SWCID,
|
|
.cid_shift = 8,
|
|
};
|
|
|
|
static const struct chip_data mt6397_core = {
|
|
.cid_addr = MT6397_CID,
|
|
.cid_shift = 0,
|
|
};
|
|
|
|
static int mt6397_probe(struct platform_device *pdev)
|
|
{
|
|
int ret = 0;
|
|
unsigned int id = 0;
|
|
struct mt6397_chip *pmic;
|
|
const struct chip_data *pmic_core;
|
|
|
|
pmic = devm_kzalloc(&pdev->dev, sizeof(*pmic), GFP_KERNEL);
|
|
if (!pmic)
|
|
return -ENOMEM;
|
|
|
|
pmic->dev = &pdev->dev;
|
|
|
|
/*
|
|
* mt6397 MFD is child device of soc pmic wrapper.
|
|
* Regmap is set from its parent.
|
|
*/
|
|
pmic->regmap = dev_get_regmap(pdev->dev.parent, NULL);
|
|
if (!pmic->regmap)
|
|
return -ENODEV;
|
|
|
|
pmic_core = of_device_get_match_data(&pdev->dev);
|
|
if (!pmic_core)
|
|
return -ENODEV;
|
|
|
|
ret = regmap_read(pmic->regmap, pmic_core->cid_addr, &id);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "Failed to read chip id: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
pmic->chip_id = (id >> pmic_core->cid_shift) & 0xff;
|
|
|
|
platform_set_drvdata(pdev, pmic);
|
|
|
|
pmic->irq = platform_get_irq(pdev, 0);
|
|
if (pmic->irq <= 0) {
|
|
dev_err(&pdev->dev,
|
|
"failed to get platform irq, ret=%d", pmic->irq);
|
|
return pmic->irq;
|
|
}
|
|
|
|
switch (pmic->chip_id) {
|
|
case MT6357_CHIP_ID:
|
|
case MT6358_CHIP_ID:
|
|
case MT6359_CHIP_ID:
|
|
ret = mt6358_ipi_init(pmic);
|
|
ret = mt6358_irq_init(pmic);
|
|
break;
|
|
|
|
case MT6323_CHIP_ID:
|
|
case MT6397_CHIP_ID:
|
|
case MT6391_CHIP_ID:
|
|
ret = mt6397_irq_init(pmic);
|
|
break;
|
|
|
|
default:
|
|
dev_err(&pdev->dev, "unsupported chip: 0x%x\n", pmic->chip_id);
|
|
ret = -ENODEV;
|
|
break;
|
|
}
|
|
if (ret)
|
|
return ret;
|
|
|
|
switch (pmic->chip_id) {
|
|
case MT6323_CHIP_ID:
|
|
ret = devm_mfd_add_devices(&pdev->dev, -1, mt6323_devs,
|
|
ARRAY_SIZE(mt6323_devs), NULL,
|
|
0, pmic->irq_domain);
|
|
break;
|
|
|
|
case MT6357_CHIP_ID:
|
|
ret = devm_mfd_add_devices(&pdev->dev, -1, mt6357_devs,
|
|
ARRAY_SIZE(mt6357_devs), NULL,
|
|
0, pmic->irq_domain);
|
|
break;
|
|
|
|
case MT6358_CHIP_ID:
|
|
ret = devm_mfd_add_devices(&pdev->dev, -1, mt6358_devs,
|
|
ARRAY_SIZE(mt6358_devs), NULL,
|
|
0, pmic->irq_domain);
|
|
break;
|
|
|
|
case MT6359_CHIP_ID:
|
|
ret = devm_mfd_add_devices(&pdev->dev, -1, mt6359_devs,
|
|
ARRAY_SIZE(mt6359_devs), NULL,
|
|
0, pmic->irq_domain);
|
|
break;
|
|
|
|
case MT6397_CHIP_ID:
|
|
case MT6391_CHIP_ID:
|
|
ret = devm_mfd_add_devices(&pdev->dev, -1, mt6397_devs,
|
|
ARRAY_SIZE(mt6397_devs), NULL,
|
|
0, pmic->irq_domain);
|
|
break;
|
|
|
|
default:
|
|
dev_err(&pdev->dev, "unsupported chip: 0x%x\n", pmic->chip_id);
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (ret) {
|
|
irq_domain_remove(pmic->irq_domain);
|
|
dev_err(&pdev->dev, "failed to add child devices: %d\n", ret);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct of_device_id mt6397_of_match[] = {
|
|
{
|
|
.compatible = "mediatek,mt6323",
|
|
.data = &mt6323_core,
|
|
}, {
|
|
.compatible = "mediatek,mt6357",
|
|
.data = &mt6357_core,
|
|
}, {
|
|
.compatible = "mediatek,mt6358",
|
|
.data = &mt6358_core,
|
|
}, {
|
|
.compatible = "mediatek,mt6359",
|
|
.data = &mt6359_core,
|
|
}, {
|
|
.compatible = "mediatek,mt6397",
|
|
.data = &mt6397_core,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, mt6397_of_match);
|
|
|
|
static const struct platform_device_id mt6397_id[] = {
|
|
{ "mt6397", 0 },
|
|
{ },
|
|
};
|
|
MODULE_DEVICE_TABLE(platform, mt6397_id);
|
|
|
|
static struct platform_driver mt6397_driver = {
|
|
.probe = mt6397_probe,
|
|
.driver = {
|
|
.name = "mt6397",
|
|
.of_match_table = of_match_ptr(mt6397_of_match),
|
|
},
|
|
.id_table = mt6397_id,
|
|
};
|
|
|
|
module_platform_driver(mt6397_driver);
|
|
|
|
MODULE_AUTHOR("Flora Fu, MediaTek");
|
|
MODULE_DESCRIPTION("Driver for MediaTek MT6397 PMIC");
|
|
MODULE_LICENSE("GPL");
|