143 lines
5.5 KiB
C
Executable file
143 lines
5.5 KiB
C
Executable file
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2020 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef __ADSP_REG_H
|
|
#define __ADSP_REG_H
|
|
|
|
/*#define ADSP_BASE in use file */
|
|
#define ADSP_CFGREG_SW_RSTN (ADSP_BASE + 0x0000)
|
|
#define ADSP_A_SW_RSTN (0x11)
|
|
#define ADSP_SW_RSTN (0x33)
|
|
|
|
#define ADSP_HIFI3_IO_CONFIG (ADSP_BASE + 0x000C)
|
|
#define ADSP_A_RUNSTALL (1 << 31)
|
|
#define ADSP_RUNSTALL (ADSP_A_RUNSTALL)
|
|
|
|
#define ADSP_A_INTR_STATUS (ADSP_BASE + 0x0010)
|
|
|
|
#define ADSP_SW_INT_SET (ADSP_BASE + 0x0018)
|
|
#define ADSP_SW_INT_CLR (ADSP_BASE + 0x001C)
|
|
#define ADSP_A_SW_INT (1 << 0)
|
|
|
|
#define ADSP_GENERAL_IRQ_SET (ADSP_BASE + 0x0034)
|
|
#define ADSP_GENERAL_IRQ_CLR (ADSP_BASE + 0x0038)
|
|
#define ADSP_A_2HOST_IRQ_BIT (1 << 0)
|
|
#define ADSP_A_AFE2HOST_IRQ_BIT (1 << 2)
|
|
#define ADSP_GENERAL_IRQ_INUSED \
|
|
(ADSP_A_2HOST_IRQ_BIT | ADSP_A_AFE2HOST_IRQ_BIT)
|
|
|
|
/*********************************************************************/
|
|
#define ADSP_A_DVFSRC_STATE (ADSP_BASE + 0x003C) //mt6789:no use
|
|
#define ADSP_A_DVFSRC_REQ (ADSP_BASE + 0x0040) //mt6789:no use
|
|
#define ADSP_A_DDREN_REQ (ADSP_BASE + 0x0044)
|
|
#define ADSP_SPM_ACK (ADSP_BASE + 0x004C)
|
|
#define ADSP_DDR_REQ_SEL (0x3 << 6)
|
|
#define ADSP_DDR_EN (0x1 << 4)
|
|
#define ADSP_SRCLKENA (0x1 << 3)
|
|
#define ADSP_APSRC_EN (0x1 << 2)
|
|
#define ADSP_VREF18_REQ (0x1 << 1)
|
|
#define ADSP_INFRA_REQ (0x1 << 0)
|
|
#define ADSP_SPM_SRC_BITS (ADSP_DDR_EN | ADSP_SRCLKENA \
|
|
| ADSP_APSRC_EN | ADSP_VREF18_REQ \
|
|
| ADSP_INFRA_REQ)
|
|
//#define ADSP_A_DDR_REQ_SEL (0x3 << 4) // hw auto ddren
|
|
//#define ADSP_A_DDR_ENABLE (1 << 0)
|
|
#define ADSP_A_SPM_SRC_BITS (0xF << 0)
|
|
#define ADSP_A_IRQ_EN (ADSP_BASE + 0x0050)
|
|
|
|
#define ADSP_A_SPM_WAKEUPSRC (ADSP_BASE + 0x005C)
|
|
#define ADSP_WAKEUP_SPM (0x1 << 0)
|
|
|
|
#define ADSP_SEMAPHORE (ADSP_BASE + 0x0064)
|
|
|
|
|
|
#define ADSP_A_WDT_REG (ADSP_BASE + 0x007C)
|
|
#define ADSP_A_WDT_INIT_VALUE (ADSP_BASE + 0x0080)
|
|
#define ADSP_A_WDT_CNT (ADSP_BASE + 0x0084)
|
|
#define ADSP_WDT_TRIGGER (ADSP_A_WDT_INIT_VALUE)
|
|
#define WDT_EN_BIT (1 << 31)
|
|
#define WDT_DIS_BIT (0 << 31)
|
|
#define WDT_KICK_BIT 0
|
|
|
|
#define ADSP_CFGREG_RSV_RW_REG0 (ADSP_BASE + 0x008C)
|
|
#define ADSP_CFGREG_RSV_RW_REG1 (ADSP_BASE + 0x0090)
|
|
|
|
/* Latch Debug info after WDT */
|
|
#define ADSP_A_WDT_DEBUG_PC_REG (ADSP_BASE + 0x0170)
|
|
#define ADSP_A_WDT_DEBUG_SP_REG (ADSP_BASE + 0x0174)
|
|
/* TODO : add in aee dump */
|
|
#define ADSP_A_WDT_EXCVADDR_REG (ADSP_BASE + 0x0178)
|
|
/* TODO : add in aee dump */
|
|
#define ADSP_A_WDT_EXCCAUSE_REG (ADSP_BASE + 0x017C)
|
|
|
|
/*latency monitor*/
|
|
#define ADSP_LATMON_DVFS_MODE (ADSP_BASE + 0x0100)
|
|
#define ADSP_LATMON_CON1 (ADSP_BASE + 0x0104)
|
|
#define ADSP_LATMON_CON2 (ADSP_BASE + 0x0108)
|
|
#define ADSP_LATMON_MARGIN (ADSP_BASE + 0x010C)
|
|
#define ADSP_LATMON_THRESHOLD (ADSP_BASE + 0x0110)
|
|
#define ADSP_LATMON_STATE (ADSP_BASE + 0x0114)
|
|
#define ADSP_LATMON_ACCCNT (ADSP_BASE + 0x0118)
|
|
/* latency threshold & budget for 0.8V. 0.7V. 0.625V */
|
|
#define ADSP_LATMON_CONT0 (ADSP_BASE + 0x012C)
|
|
#define ADSP_LATMON_CONT1 (ADSP_BASE + 0x0130)
|
|
#define ADSP_LATMON_CONT2 (ADSP_BASE + 0x0134)
|
|
|
|
|
|
#define ADSP_A_DEBUG_PC_REG (ADSP_BASE + 0x013C)
|
|
#define ADSP_DBG_PEND_CNT (ADSP_BASE + 0x015C)
|
|
#define ADSP_SLEEP_STATUS_REG (ADSP_BASE + 0x0158)
|
|
#define ADSP_BUS_MON_BASE (ADSP_BASE + 0x5000)
|
|
|
|
/* adsp power state*/
|
|
#define ADSP_A_IS_RESET (0x00)
|
|
#define ADSP_A_IS_ACTIVE (0x10)
|
|
/* adsp current state */
|
|
#define ADSP_A_CUR_RESET (0x0)
|
|
#define ADSP_A_CUR_STALL (0x1)
|
|
#define ADSP_A_CUR_ACTIVE (0x3)
|
|
#define ADSP_A_CUR_WFI (0x4)
|
|
#define ADSP_A_CUR_WAKEUP (0x5) //Wakeup state (Receive irq)
|
|
|
|
#define ADSP_A_IS_WFI (1 << 0)
|
|
#define ADSP_AXI_BUS_IS_IDLE (1 << 2)
|
|
|
|
/* adsp secure */
|
|
#define ADSP_SYSRAM_DSP_VIEW 0x56000000 //align adsp lsp: in adsp view
|
|
#define R_SYS_REMAP_ENABLE (ADSP_SECURE_BASE + 0x0020)
|
|
#define R_SYS_REMAP0 (ADSP_SECURE_BASE + 0x0024)
|
|
#define R_SYS_REMAP0_ADDR (ADSP_SECURE_BASE + 0x0028)
|
|
|
|
/* clk reg */
|
|
#define ADSP_CLK_CTRL_BASE (ADSP_BASE + 0x1000)
|
|
#define ADSP_CLK_UART_EN (1 << 5)
|
|
#define ADSP_CLK_DMA_EN (1 << 4)
|
|
#define ADSP_CLK_TIMER_EN (1 << 3)
|
|
#define ADSP_CLK_CORE_1_EN (1 << 1)
|
|
#define ADSP_CLK_CORE_0_EN (1 << 0)
|
|
#define ADSP_UART_CTRL (ADSP_BASE + 0x1010)
|
|
#define ADSP_UART_RST_N (1 << 3)
|
|
#define ADSP_UART_CLK_SEL (1 << 1)
|
|
#define ADSP_UART_BCLK_CG (1 << 0)
|
|
|
|
/* FIXME: correct address */
|
|
#define ADSP_A_SLEEP_DEBUG_REG (adsp_common.clkctrl + 0x0028)
|
|
/* FIXME: correct address */
|
|
#define ADSP_CLK_HIGH_CORE_CG (adsp_common.clkctrl + 0x005C)
|
|
|
|
/* INFRA_IRQ (always on register) */
|
|
#define AP_AWAKE_LOCK_BIT (0)
|
|
#define AP_AWAKE_UNLOCK_BIT (1)
|
|
#define CONNSYS_AWAKE_LOCK (2)
|
|
#define CONNSYS_AWAKE_UNLOCK (3)
|
|
#define AP_AWAKE_DUMP_BIT (4)
|
|
#define AP_AWAKE_UPDATE_BIT (5)
|
|
#define AP_AWAKE_STATE_BIT (6)
|
|
#define ADSPPLL_UNLOCK_BIT (8)
|
|
|
|
#define ADSP_ADSP2SPM_VOL_LV (ADSP_BASE + 0x0094)
|
|
|
|
#endif
|