193 lines
4.7 KiB
C
Executable file
193 lines
4.7 KiB
C
Executable file
/*
|
|
* Copyright (c) 2005-2014 Brocade Communications Systems, Inc.
|
|
* Copyright (c) 2014- QLogic Corporation.
|
|
* All rights reserved
|
|
* www.qlogic.com
|
|
*
|
|
* Linux driver for QLogic BR-series Fibre Channel Host Bus Adapter.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License (GPL) Version 2 as
|
|
* published by the Free Software Foundation
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*/
|
|
|
|
#include "bfad_drv.h"
|
|
#include "bfa_modules.h"
|
|
#include "bfi_reg.h"
|
|
|
|
void
|
|
bfa_hwcb_reginit(struct bfa_s *bfa)
|
|
{
|
|
struct bfa_iocfc_regs_s *bfa_regs = &bfa->iocfc.bfa_regs;
|
|
void __iomem *kva = bfa_ioc_bar0(&bfa->ioc);
|
|
int fn = bfa_ioc_pcifn(&bfa->ioc);
|
|
|
|
if (fn == 0) {
|
|
bfa_regs->intr_status = (kva + HOSTFN0_INT_STATUS);
|
|
bfa_regs->intr_mask = (kva + HOSTFN0_INT_MSK);
|
|
} else {
|
|
bfa_regs->intr_status = (kva + HOSTFN1_INT_STATUS);
|
|
bfa_regs->intr_mask = (kva + HOSTFN1_INT_MSK);
|
|
}
|
|
}
|
|
|
|
static void
|
|
bfa_hwcb_reqq_ack_msix(struct bfa_s *bfa, int reqq)
|
|
{
|
|
writel(__HFN_INT_CPE_Q0 << CPE_Q_NUM(bfa_ioc_pcifn(&bfa->ioc), reqq),
|
|
bfa->iocfc.bfa_regs.intr_status);
|
|
}
|
|
|
|
/*
|
|
* Actions to respond RME Interrupt for Crossbow ASIC:
|
|
* - Write 1 to Interrupt Status register
|
|
* INTX - done in bfa_intx()
|
|
* MSIX - done in bfa_hwcb_rspq_ack_msix()
|
|
* - Update CI (only if new CI)
|
|
*/
|
|
static void
|
|
bfa_hwcb_rspq_ack_msix(struct bfa_s *bfa, int rspq, u32 ci)
|
|
{
|
|
writel(__HFN_INT_RME_Q0 << RME_Q_NUM(bfa_ioc_pcifn(&bfa->ioc), rspq),
|
|
bfa->iocfc.bfa_regs.intr_status);
|
|
|
|
if (bfa_rspq_ci(bfa, rspq) == ci)
|
|
return;
|
|
|
|
bfa_rspq_ci(bfa, rspq) = ci;
|
|
writel(ci, bfa->iocfc.bfa_regs.rme_q_ci[rspq]);
|
|
mmiowb();
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_rspq_ack(struct bfa_s *bfa, int rspq, u32 ci)
|
|
{
|
|
if (bfa_rspq_ci(bfa, rspq) == ci)
|
|
return;
|
|
|
|
bfa_rspq_ci(bfa, rspq) = ci;
|
|
writel(ci, bfa->iocfc.bfa_regs.rme_q_ci[rspq]);
|
|
mmiowb();
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_msix_getvecs(struct bfa_s *bfa, u32 *msix_vecs_bmap,
|
|
u32 *num_vecs, u32 *max_vec_bit)
|
|
{
|
|
#define __HFN_NUMINTS 13
|
|
if (bfa_ioc_pcifn(&bfa->ioc) == 0) {
|
|
*msix_vecs_bmap = (__HFN_INT_CPE_Q0 | __HFN_INT_CPE_Q1 |
|
|
__HFN_INT_CPE_Q2 | __HFN_INT_CPE_Q3 |
|
|
__HFN_INT_RME_Q0 | __HFN_INT_RME_Q1 |
|
|
__HFN_INT_RME_Q2 | __HFN_INT_RME_Q3 |
|
|
__HFN_INT_MBOX_LPU0);
|
|
*max_vec_bit = __HFN_INT_MBOX_LPU0;
|
|
} else {
|
|
*msix_vecs_bmap = (__HFN_INT_CPE_Q4 | __HFN_INT_CPE_Q5 |
|
|
__HFN_INT_CPE_Q6 | __HFN_INT_CPE_Q7 |
|
|
__HFN_INT_RME_Q4 | __HFN_INT_RME_Q5 |
|
|
__HFN_INT_RME_Q6 | __HFN_INT_RME_Q7 |
|
|
__HFN_INT_MBOX_LPU1);
|
|
*max_vec_bit = __HFN_INT_MBOX_LPU1;
|
|
}
|
|
|
|
*msix_vecs_bmap |= (__HFN_INT_ERR_EMC | __HFN_INT_ERR_LPU0 |
|
|
__HFN_INT_ERR_LPU1 | __HFN_INT_ERR_PSS);
|
|
*num_vecs = __HFN_NUMINTS;
|
|
}
|
|
|
|
/*
|
|
* Dummy interrupt handler for handling spurious interrupts.
|
|
*/
|
|
static void
|
|
bfa_hwcb_msix_dummy(struct bfa_s *bfa, int vec)
|
|
{
|
|
}
|
|
|
|
/*
|
|
* No special setup required for crossbow -- vector assignments are implicit.
|
|
*/
|
|
void
|
|
bfa_hwcb_msix_init(struct bfa_s *bfa, int nvecs)
|
|
{
|
|
WARN_ON((nvecs != 1) && (nvecs != __HFN_NUMINTS));
|
|
|
|
bfa->msix.nvecs = nvecs;
|
|
bfa_hwcb_msix_uninstall(bfa);
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_msix_ctrl_install(struct bfa_s *bfa)
|
|
{
|
|
int i;
|
|
|
|
if (bfa->msix.nvecs == 0)
|
|
return;
|
|
|
|
if (bfa->msix.nvecs == 1) {
|
|
for (i = BFI_MSIX_CPE_QMIN_CB; i < BFI_MSIX_CB_MAX; i++)
|
|
bfa->msix.handler[i] = bfa_msix_all;
|
|
return;
|
|
}
|
|
|
|
for (i = BFI_MSIX_RME_QMAX_CB+1; i < BFI_MSIX_CB_MAX; i++)
|
|
bfa->msix.handler[i] = bfa_msix_lpu_err;
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_msix_queue_install(struct bfa_s *bfa)
|
|
{
|
|
int i;
|
|
|
|
if (bfa->msix.nvecs == 0)
|
|
return;
|
|
|
|
if (bfa->msix.nvecs == 1) {
|
|
for (i = BFI_MSIX_CPE_QMIN_CB; i <= BFI_MSIX_RME_QMAX_CB; i++)
|
|
bfa->msix.handler[i] = bfa_msix_all;
|
|
return;
|
|
}
|
|
|
|
for (i = BFI_MSIX_CPE_QMIN_CB; i <= BFI_MSIX_CPE_QMAX_CB; i++)
|
|
bfa->msix.handler[i] = bfa_msix_reqq;
|
|
|
|
for (i = BFI_MSIX_RME_QMIN_CB; i <= BFI_MSIX_RME_QMAX_CB; i++)
|
|
bfa->msix.handler[i] = bfa_msix_rspq;
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_msix_uninstall(struct bfa_s *bfa)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < BFI_MSIX_CB_MAX; i++)
|
|
bfa->msix.handler[i] = bfa_hwcb_msix_dummy;
|
|
}
|
|
|
|
/*
|
|
* No special enable/disable -- vector assignments are implicit.
|
|
*/
|
|
void
|
|
bfa_hwcb_isr_mode_set(struct bfa_s *bfa, bfa_boolean_t msix)
|
|
{
|
|
if (msix) {
|
|
bfa->iocfc.hwif.hw_reqq_ack = bfa_hwcb_reqq_ack_msix;
|
|
bfa->iocfc.hwif.hw_rspq_ack = bfa_hwcb_rspq_ack_msix;
|
|
} else {
|
|
bfa->iocfc.hwif.hw_reqq_ack = NULL;
|
|
bfa->iocfc.hwif.hw_rspq_ack = bfa_hwcb_rspq_ack;
|
|
}
|
|
}
|
|
|
|
void
|
|
bfa_hwcb_msix_get_rme_range(struct bfa_s *bfa, u32 *start, u32 *end)
|
|
{
|
|
*start = BFI_MSIX_RME_QMIN_CB;
|
|
*end = BFI_MSIX_RME_QMAX_CB;
|
|
}
|