aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/drivers/soc/mediatek/devapc/devapc-mt6853.h
Fede2782 c05564c4d8
Import A346BXXU1AWB9 kernel source 
Android 13
2024-04-28 15:49:01 +02:00

1207 lines
35 KiB
C
Executable file
Raw Blame History

/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 2019 MediaTek Inc.
*/
#ifndef __DEVAPC_MT6873_H__
#define __DEVAPC_MT6873_H__
#include "devapc-mtk-multi-ao.h"
/******************************************************************************
* VARIABLE DEFINITION
******************************************************************************/
/* dbg status default setting */
#define PLAT_DBG_UT_DEFAULT false
#define PLAT_DBG_KE_DEFAULT true
#define PLAT_DBG_AEE_DEFAULT true
#define PLAT_DBG_WARN_DEFAULT true
#define PLAT_DBG_DAPC_DEFAULT false
/******************************************************************************
* STRUCTURE DEFINITION
******************************************************************************/
enum DEVAPC_SLAVE_TYPE {
SLAVE_TYPE_INFRA = 0,
SLAVE_TYPE_PERI,
SLAVE_TYPE_PERI2,
SLAVE_TYPE_PERI_PAR,
SLAVE_TYPE_NUM,
};
enum DEVAPC_VIO_MASK_STA_NUM {
VIO_MASK_STA_NUM_INFRA = 13,
VIO_MASK_STA_NUM_PERI = 7,
VIO_MASK_STA_NUM_PERI2 = 8,
VIO_MASK_STA_NUM_PERI_PAR = 3,
};
enum DEVAPC_PD_OFFSET {
PD_VIO_MASK_OFFSET = 0x0,
PD_VIO_STA_OFFSET = 0x400,
PD_VIO_DBG0_OFFSET = 0x900,
PD_VIO_DBG1_OFFSET = 0x904,
PD_VIO_DBG2_OFFSET = 0x908,
PD_APC_CON_OFFSET = 0xF00,
PD_SHIFT_STA_OFFSET = 0xF20,
PD_SHIFT_SEL_OFFSET = 0xF30,
PD_SHIFT_CON_OFFSET = 0xF10,
};
#define SRAMROM_SLAVE_TYPE SLAVE_TYPE_INFRA /* Infra */
#define MM2ND_SLAVE_TYPE SLAVE_TYPE_INFRA /* Infra */
enum OTHER_TYPES_INDEX {
SRAMROM_VIO_INDEX = 392,
MDP_VIO_INDEX = 393,
MMSYS_VIO_INDEX = 395,
};
enum INFRACFG_MM2ND_VIO_NUM {
INFRACFG_MM_VIO_STA_NUM = 2,
INFRACFG_MDP_VIO_STA_NUM = 8,
};
enum DEVAPC_MODULE_ADDR {
TINYSYS_START_ADDR = 0x10500000,
TINYSYS_END_ADDR = 0x108FFFFF,
MD_START_ADDR = 0x20000000,
MD_END_ADDR = 0x2FFFFFFF,
CONN_START_ADDR = 0x18000000,
CONN_END_ADDR = 0x18FFFFFF,
};
enum INFRACFG_MM2ND_OFFSET {
INFRACFG_MM_SEC_VIO0_OFFSET = 0xB30,
INFRACFG_MDP_SEC_VIO0_OFFSET = 0xB40,
};
enum BUSID_LENGTH {
PERIAXI_MI_BIT_LENGTH = 3,
INFRAAXI_MI_BIT_LENGTH = 14,
};
struct PERIAXI_ID_INFO {
const char *master;
uint8_t bit[PERIAXI_MI_BIT_LENGTH];
};
struct INFRAAXI_ID_INFO {
const char *master;
uint8_t bit[INFRAAXI_MI_BIT_LENGTH];
};
/******************************************************************************
* PLATFORM DEFINATION
******************************************************************************/
/* For Infra VIO_DBG */
#define INFRA_VIO_DBG_MSTID 0xFFFFFFFF
#define INFRA_VIO_DBG_MSTID_START_BIT 0
#define INFRA_VIO_DBG_DMNID 0x0000003F
#define INFRA_VIO_DBG_DMNID_START_BIT 0
#define INFRA_VIO_DBG_W_VIO 0x00000040
#define INFRA_VIO_DBG_W_VIO_START_BIT 6
#define INFRA_VIO_DBG_R_VIO 0x00000080
#define INFRA_VIO_DBG_R_VIO_START_BIT 7
#define INFRA_VIO_ADDR_HIGH 0x00000F00
#define INFRA_VIO_ADDR_HIGH_START_BIT 8
/* For SRAMROM VIO */
#define SRAMROM_SEC_VIO_ID_MASK 0x00FFFF00
#define SRAMROM_SEC_VIO_ID_SHIFT 8
#define SRAMROM_SEC_VIO_DOMAIN_MASK 0x0F000000
#define SRAMROM_SEC_VIO_DOMAIN_SHIFT 24
#define SRAMROM_SEC_VIO_RW_MASK 0x80000000
#define SRAMROM_SEC_VIO_RW_SHIFT 31
/* For MM 2nd VIO */
#define INFRACFG_MM2ND_VIO_DOMAIN_MASK 0x00000030
#define INFRACFG_MM2ND_VIO_DOMAIN_SHIFT 4
#define INFRACFG_MM2ND_VIO_ID_MASK 0x00FFFF00
#define INFRACFG_MM2ND_VIO_ID_SHIFT 8
#define INFRACFG_MM2ND_VIO_RW_MASK 0x01000000
#define INFRACFG_MM2ND_VIO_RW_SHIFT 24
#define SRAM_START_ADDR (0x100000)
static struct mtk_device_info mt6853_devices_infra[] = {
/* sys_idx, ctrl_idx, vio_idx, device, vio_irq */
/* 0 */
{0, 0, 0, "SPM_APB_S", true},
{0, 1, 1, "SPM_APB_S-1", true},
{0, 2, 2, "SPM_APB_S-2", true},
{0, 3, 3, "SPM_APB_S-4", true},
{0, 4, 4, "APMIXEDSYS_APB_S", true},
{0, 5, 5, "APMIXEDSYS_APB_S-2", true},
{0, 6, 6, "TOPCKGEN_APB_S", true},
{0, 7, 7, "INFRACFG_AO_APB_S", true},
{0, 8, 8, "INFRACFG_AO_MEM_APB_S", true},
{0, 9, 9, "PERICFG_AO_APB_S", true},
/* 10 */
{0, 10, 10, "GPIO_APB_S", true},
{0, 11, 12, "TOPRGU_APB_S", true},
{0, 12, 13, "RESERVED_APB_S", true},
{0, 13, 14, "DEVICE_APC_INFRA_AO_APB_S", true},
{0, 14, 15, "BCRM_INFRA_AO_APB_S", true},
{0, 15, 16, "DEBUG_CTRL_INFRA_AO_APB_S", true},
{0, 16, 17, "AP_CIRQ_EINT_APB_S", true},
{0, 17, 19, "PMIC_WRAP_APB_S", true},
{0, 18, 20, "KP_APB_S", true},
{0, 19, 21, "TOP_MISC_APB_S", true},
/* 20 */
{0, 20, 22, "DVFSRC_APB_S", true},
{0, 21, 23, "MBIST_AO_APB_S", true},
{0, 22, 24, "DPMAIF_AO_APB_S", true},
{0, 23, 25, "SYS_TIMER_APB_S", true},
{0, 24, 26, "MODEM_TEMP_SHARE_APB_S", true},
{0, 25, 27, "PMIF1_APB_S", true},
{0, 26, 28, "PMICSPI_MST_APB_S", true},
{0, 27, 29, "TIA_APB_S", true},
{0, 28, 30, "TOPCKGEN_INFRA_CFG_APB_S", true},
{0, 29, 31, "DRM_DEBUG_TOP_APB_S", true},
/* 30 */
{0, 30, 32, "EFUSE_DEBUG_AO_APB_S", true},
{0, 31, 33, "APXGPT_APB_S", true},
{0, 32, 34, "SEJ_APB_S", true},
{0, 33, 35, "AES_TOP0_APB_S", true},
{0, 34, 36, "SECURITY_AO_APB_S", true},
{0, 35, 37, "SPMI_MST_APB_S", true},
{0, 36, 38, "DEBUG_CTRL_FMEM_AO_APB_S", true},
{0, 37, 39, "BCRM_FMEM_AO_APB_S", true},
{0, 38, 40, "DEVICE_APC_FMEM_AO_APB_S", true},
{0, 39, 41, "PWM_APB_S", true},
/* 40 */
{0, 40, 42, "PMIF2_APB_S", true},
{0, 41, 43, "SPMI_MST2_APB_S", true},
{0, 42, 44, "PMSR_APB_S", true},
{0, 43, 45, "SRCLKEN_RC_APB_S", true},
{0, 44, 46, "MFGSYS", true},
{0, 45, 47, "MFGSYS", true},
{0, 46, 48, "MFGSYS", true},
{0, 47, 49, "MFGSYS", true},
{0, 48, 50, "MFGSYS", true},
{0, 49, 51, "MFGSYS", true},
/* 50 */
{0, 50, 52, "MFGSYS", true},
{0, 51, 53, "MFGSYS", true},
{0, 52, 54, "MFGSYS", true},
{0, 53, 55, "APUSYS", true},
{0, 54, 56, "APUSYS", true},
{0, 55, 57, "APUSYS", true},
{0, 56, 58, "APUSYS", true},
{0, 57, 59, "APUSYS", true},
{0, 58, 60, "APUSYS", true},
{0, 59, 61, "MCUSYS_CFGREG_APB_S", true},
/* 60 */
{0, 60, 62, "MCUSYS_CFGREG_APB_S-1", true},
{0, 61, 63, "MCUSYS_CFGREG_APB_S-2", true},
{0, 62, 64, "MCUSYS_CFGREG_APB_S-3", true},
{0, 63, 65, "MCUSYS_CFGREG_APB_S-4", true},
{0, 64, 66, "L3C_S", true},
{0, 65, 67, "L3C_S-2", true},
{1, 0, 68, "MMSYS_DISP", true},
{1, 1, 69, "MMSYS_DISP", true},
{1, 2, 70, "SMI", true},
{1, 3, 71, "SMI", true},
/* 70 */
{1, 4, 72, "SMI", true},
{1, 5, 73, "MMSYS_DISP", true},
{1, 6, 74, "MMSYS_DISP", true},
{1, 7, 75, "MMSYS_DISP", true},
{1, 8, 76, "MMSYS_DISP", true},
{1, 9, 77, "MMSYS_DISP", true},
{1, 10, 78, "MMSYS_DISP", true},
{1, 11, 79, "MMSYS_DISP", true},
{1, 12, 80, "MMSYS_DISP", true},
{1, 13, 81, "MMSYS_DISP", true},
/* 80 */
{1, 14, 82, "MMSYS_DISP", true},
{1, 15, 83, "MMSYS_DISP", true},
{1, 16, 84, "MMSYS_DISP", true},
{1, 17, 85, "MMSYS_DISP", true},
{1, 18, 86, "MMSYS_DISP", true},
{1, 19, 87, "MMSYS_DISP", true},
{1, 20, 88, "MMSYS_DISP", true},
{1, 21, 89, "MMSYS_DISP", true},
{1, 22, 90, "MMSYS_IOMMU", true},
{1, 23, 91, "MMSYS_IOMMU", true},
/* 90 */
{1, 24, 92, "MMSYS_IOMMU", true},
{1, 25, 93, "MMSYS_IOMMU", true},
{1, 26, 94, "MMSYS_IOMMU", true},
{1, 27, 95, "SMI", true},
{1, 28, 96, "SMI", true},
{1, 29, 97, "SMI", true},
{1, 30, 98, "SMI", true},
{1, 31, 99, "MMSYS", true},
{1, 32, 100, "MMSYS", true},
{1, 33, 101, "IMGSYS", true},
/* 100 */
{1, 34, 102, "IMGSYS", true},
{1, 35, 103, "IMGSYS", true},
{1, 36, 104, "IMGSYS", true},
{1, 37, 105, "IMGSYS", true},
{1, 38, 106, "IMGSYS", true},
{1, 39, 107, "IMGSYS", true},
{1, 40, 108, "IMGSYS", true},
{1, 41, 109, "IMGSYS", true},
{1, 42, 110, "IMGSYS", true},
{1, 43, 111, "IMGSYS", true},
/* 110 */
{1, 44, 112, "IMGSYS", true},
{1, 45, 113, "IMGSYS", true},
{1, 46, 114, "IMGSYS", true},
{1, 47, 115, "SMI", true},
{1, 48, 116, "IMGSYS", true},
{1, 49, 117, "IMGSYS", true},
{1, 50, 118, "IMGSYS", true},
{1, 51, 119, "IMGSYS", true},
{1, 52, 120, "IMGSYS", true},
{1, 53, 121, "IMGSYS", true},
/* 120 */
{1, 54, 122, "IMGSYS", true},
{1, 55, 123, "IMGSYS", true},
{1, 56, 124, "IMGSYS", true},
{1, 57, 125, "IMGSYS", true},
{1, 58, 126, "IMGSYS", true},
{1, 59, 127, "IMGSYS", true},
{1, 60, 128, "IMGSYS", true},
{1, 61, 129, "IMGSYS", true},
{1, 62, 130, "IMGSYS", true},
{1, 63, 131, "IMGSYS", true},
/* 130 */
{1, 64, 132, "IMGSYS", true},
{1, 65, 133, "IMGSYS", true},
{1, 66, 134, "IMGSYS", true},
{1, 67, 135, "IMGSYS", true},
{1, 68, 136, "IMGSYS", true},
{1, 69, 137, "SMI", true},
{1, 70, 138, "IMGSYS", true},
{1, 71, 139, "IMGSYS", true},
{1, 72, 140, "IMGSYS", true},
{1, 73, 141, "IMGSYS", true},
/* 140 */
{1, 74, 142, "IMGSYS", true},
{1, 75, 143, "IMGSYS", true},
{1, 76, 144, "IMGSYS", true},
{1, 77, 145, "VDECSYS", true},
{1, 78, 146, "VDECSYS", true},
{1, 79, 147, "VDECSYS", true},
{1, 80, 148, "VDECSYS", true},
{1, 81, 149, "VDECSYS", true},
{1, 82, 150, "VDECSYS", true},
{1, 83, 151, "VDECSYS", true},
/* 150 */
{1, 84, 152, "VDECSYS", true},
{1, 85, 153, "VENCSYS", true},
{1, 86, 154, "VENCSYS", true},
{1, 87, 155, "VENCSYS", true},
{1, 88, 156, "VENCSYS", true},
{1, 89, 157, "VENCSYS", true},
{1, 90, 158, "VENCSYS", true},
{1, 91, 159, "VENCSYS", true},
{1, 92, 160, "VENCSYS", true},
{1, 93, 161, "CAMSYS", true},
/* 160 */
{1, 94, 162, "SMI", true},
{1, 95, 163, "SMI", true},
{1, 96, 164, "CAMSYS", true},
{1, 97, 165, "CAMSYS_SENINF", true},
{1, 98, 166, "CAMSYS_SENINF", true},
{1, 99, 167, "CAMSYS_SENINF", true},
{1, 100, 168, "CAMSYS_SENINF", true},
{1, 101, 169, "CAMSYS_SENINF", true},
{1, 102, 170, "CAMSYS_SENINF", true},
{1, 103, 171, "SMI", true},
/* 170 */
{1, 104, 172, "SMI", true},
{1, 105, 173, "CAMSYS", true},
{1, 106, 174, "SMI", true},
{1, 107, 175, "SMI", true},
{1, 108, 176, "CAMSYS", true},
{1, 109, 177, "CAMSYS", true},
{1, 110, 178, "CAMSYS", true},
{1, 111, 179, "CAMSYS", true},
{1, 112, 180, "CAMSYS", true},
{1, 113, 181, "CAMSYS", true},
/* 180 */
{1, 114, 182, "CAMSYS", true},
{1, 115, 183, "CAMSYS", true},
{1, 116, 184, "CAMSYS", true},
{1, 117, 185, "CAMSYS", true},
{1, 118, 186, "CAMSYS", true},
{1, 119, 187, "CAMSYS", true},
{1, 120, 188, "CAMSYS", true},
{1, 121, 189, "CAMSYS", true},
{1, 122, 190, "CAMSYS", true},
{1, 123, 191, "CAMSYS", true},
/* 190 */
{1, 124, 192, "CAMSYS", true},
{1, 125, 193, "CAMSYS", true},
{1, 126, 194, "CAMSYS", true},
{1, 127, 195, "CAMSYS", true},
{1, 128, 196, "CAMSYS", true},
{1, 129, 197, "CAMSYS", true},
{1, 130, 198, "CAMSYS", true},
{1, 131, 199, "CAMSYS", true},
{1, 132, 200, "CAMSYS", true},
{1, 133, 201, "CAMSYS", true},
/* 200 */
{1, 134, 202, "CAMSYS", true},
{1, 135, 203, "CAMSYS", true},
{1, 136, 204, "CAMSYS", true},
{1, 137, 205, "CAMSYS", true},
{1, 138, 206, "CAMSYS", true},
{1, 139, 207, "CAMSYS", true},
{1, 140, 208, "CAMSYS", true},
{1, 141, 209, "CAMSYS", true},
{1, 142, 210, "CAMSYS", true},
{1, 143, 211, "CAMSYS", true},
/* 210 */
{1, 144, 212, "CAMSYS", true},
{1, 145, 213, "CAMSYS", true},
{1, 146, 214, "CAMSYS", true},
{1, 147, 215, "CAMSYS", true},
{1, 148, 216, "CAMSYS", true},
{1, 149, 217, "CAMSYS", true},
{1, 150, 218, "CAMSYS", true},
{1, 151, 219, "CAMSYS", true},
{1, 152, 220, "CAMSYS", true},
{1, 153, 221, "CAMSYS", true},
/* 220 */
{1, 154, 222, "CAMSYS", true},
{1, 155, 223, "CAMSYS", true},
{1, 156, 224, "CAMSYS", true},
{1, 157, 225, "CAMSYS", true},
{1, 158, 226, "CAMSYS", true},
{1, 159, 227, "CAMSYS", true},
{1, 160, 228, "CAMSYS", true},
{1, 161, 229, "CAMSYS", true},
{1, 162, 230, "CAMSYS", true},
{1, 163, 231, "CAMSYS", true},
/* 230 */
{1, 164, 232, "CAMSYS", true},
{1, 165, 233, "CAMSYS", true},
{1, 166, 234, "CAMSYS", true},
{1, 167, 235, "CAMSYS", true},
{1, 168, 236, "CAMSYS", true},
{1, 169, 237, "CAMSYS", true},
{1, 170, 238, "CAMSYS", true},
{1, 171, 239, "CAMSYS", true},
{1, 172, 240, "CAMSYS", true},
{1, 173, 241, "CAMSYS", true},
/* 240 */
{1, 174, 242, "CAMSYS", true},
{1, 175, 243, "CAMSYS", true},
{1, 176, 244, "CAMSYS", true},
{1, 177, 245, "CAMSYS", true},
{1, 178, 246, "CAMSYS", true},
{1, 179, 247, "CAMSYS", true},
{1, 180, 248, "CAMSYS", true},
{1, 181, 249, "CAMSYS", true},
{1, 182, 250, "CAMSYS", true},
{1, 183, 251, "CAMSYS", true},
/* 250 */
{1, 184, 252, "CAMSYS", true},
{1, 185, 253, "CAMSYS", true},
{1, 186, 254, "CAMSYS", true},
{1, 187, 255, "CAMSYS", true},
{1, 188, 256, "CAMSYS", true},
{1, 189, 257, "CAMSYS", true},
{1, 190, 258, "CAMSYS", true},
{1, 191, 259, "CAMSYS", true},
{1, 192, 260, "CAMSYS", true},
{1, 193, 261, "CAMSYS", true},
/* 260 */
{1, 194, 262, "CAMSYS", true},
{1, 195, 263, "CAMSYS", true},
{1, 196, 264, "CAMSYS", true},
{1, 197, 265, "CAMSYS", true},
{1, 198, 266, "CAMSYS", true},
{1, 199, 267, "CAMSYS", true},
{1, 200, 268, "CAMSYS", true},
{1, 201, 269, "CAMSYS", true},
{1, 202, 270, "CAMSYS", true},
{1, 203, 271, "CAMSYS", true},
/* 270 */
{1, 204, 272, "CAMSYS", true},
{1, 205, 273, "CAMSYS", true},
{1, 206, 274, "CAMSYS", true},
{1, 207, 275, "CAMSYS", true},
{1, 208, 276, "CAMSYS", true},
{1, 209, 277, "CAMSYS", true},
{1, 210, 278, "CAMSYS", true},
{1, 211, 279, "CAMSYS", true},
{1, 212, 280, "CAMSYS", true},
{1, 213, 281, "CAMSYS", true},
/* 280 */
{1, 214, 282, "CAMSYS", true},
{1, 215, 283, "CAMSYS", true},
{1, 216, 284, "CAMSYS", true},
{1, 217, 285, "CAMSYS", true},
{1, 218, 286, "CAMSYS", true},
{1, 219, 287, "CAMSYS", true},
{1, 220, 288, "CAMSYS", true},
{1, 221, 289, "CAMSYS", true},
{1, 222, 290, "CAMSYS", true},
{1, 223, 291, "CAMSYS", true},
/* 290 */
{1, 224, 292, "CAMSYS_CCU", true},
{1, 225, 293, "CAMSYS_CCU", true},
{1, 226, 294, "CAMSYS_CCU", true},
{1, 227, 295, "CAMSYS_CCU", true},
{1, 228, 296, "CAMSYS_CCU", true},
{1, 229, 297, "CAMSYS_CCU", true},
{1, 230, 298, "CAMSYS_CCU", true},
{1, 231, 299, "CAMSYS_CCU", true},
{1, 232, 300, "CAMSYS_CCU", true},
{1, 233, 301, "CAMSYS_CCU", true},
/* 300 */
{1, 234, 302, "CAMSYS_CCU", true},
{1, 235, 303, "CAMSYS_CCU", true},
{1, 236, 304, "CAMSYS_CCU", true},
{1, 237, 305, "CAMSYS_CCU", true},
{1, 238, 306, "CAMSYS_CCU", true},
{1, 239, 307, "CAMSYS_CCU", true},
{1, 240, 308, "CAMSYS_CCU", true},
{1, 241, 309, "CAMSYS_CCU", true},
{1, 242, 310, "CAMSYS_CCU", true},
{1, 243, 311, "CAMSYS_CCU", true},
/* 310 */
{1, 244, 312, "CAMSYS_CCU", true},
{1, 245, 313, "CAMSYS_CCU", true},
{1, 246, 314, "CAMSYS_CCU", true},
{1, 247, 315, "CAMSYS_CCU", true},
{1, 248, 316, "IPESYS", true},
{1, 249, 317, "IPESYS", true},
{1, 250, 318, "IPESYS", true},
{1, 251, 319, "IPESYS", true},
{1, 252, 320, "IPESYS", true},
{1, 253, 321, "SMI", true},
/* 320 */
{1, 254, 322, "SMI", true},
{1, 255, 323, "IPESYS", true},
{2, 0, 324, "IPESYS", true},
{2, 1, 325, "IPESYS", true},
{2, 2, 326, "SMI", true},
{2, 3, 327, "IPESYS", true},
{2, 4, 328, "MDPSYS", true},
{2, 5, 329, "MDPSYS", true},
{2, 6, 330, "SMI", true},
{2, 7, 331, "MDPSYS", true},
/* 330 */
{2, 8, 332, "MDPSYS", true},
{2, 9, 333, "MDPSYS", true},
{2, 10, 334, "MDPSYS", true},
{2, 11, 335, "MDPSYS", true},
{2, 12, 336, "MDPSYS", true},
{2, 13, 337, "MDPSYS", true},
{2, 14, 338, "MDPSYS", true},
{2, 15, 339, "MDPSYS", true},
{2, 16, 340, "MDPSYS", true},
{2, 17, 341, "MDPSYS", true},
/* 340 */
{2, 18, 342, "MDPSYS", true},
{2, 19, 343, "MDPSYS", true},
{-1, -1, 344, "OOB_way_en", true},
{-1, -1, 345, "OOB_way_en", true},
{-1, -1, 346, "OOB_way_en", true},
{-1, -1, 347, "OOB_way_en", true},
{-1, -1, 348, "OOB_way_en", true},
{-1, -1, 349, "OOB_way_en", true},
{-1, -1, 350, "OOB_way_en", true},
{-1, -1, 351, "OOB_way_en", true},
/* 350 */
{-1, -1, 352, "OOB_way_en", true},
{-1, -1, 353, "OOB_way_en", true},
{-1, -1, 354, "OOB_way_en", true},
{-1, -1, 355, "OOB_way_en", true},
{-1, -1, 356, "OOB_way_en", true},
{-1, -1, 357, "OOB_way_en", true},
{-1, -1, 358, "OOB_way_en", true},
{-1, -1, 359, "OOB_way_en", true},
{-1, -1, 360, "OOB_way_en", true},
{-1, -1, 361, "OOB_way_en", true},
/* 360 */
{-1, -1, 362, "OOB_way_en", true},
{-1, -1, 363, "OOB_way_en", true},
{-1, -1, 364, "OOB_way_en", true},
{-1, -1, 365, "OOB_way_en", true},
{-1, -1, 366, "OOB_way_en", true},
{-1, -1, 367, "OOB_way_en", true},
{-1, -1, 368, "OOB_way_en", true},
{-1, -1, 369, "OOB_way_en", true},
{-1, -1, 370, "OOB_way_en", true},
{-1, -1, 371, "OOB_way_en", true},
/* 370 */
{-1, -1, 372, "OOB_way_en", true},
{-1, -1, 373, "OOB_way_en", true},
{-1, -1, 374, "OOB_way_en", true},
{-1, -1, 375, "OOB_way_en", true},
{-1, -1, 376, "OOB_way_en", true},
{-1, -1, 377, "OOB_way_en", true},
{-1, -1, 378, "OOB_way_en", true},
{-1, -1, 379, "OOB_way_en", true},
{-1, -1, 380, "OOB_way_en", true},
{-1, -1, 381, "OOB_way_en", true},
/* 380 */
{-1, -1, 382, "OOB_way_en", true},
{-1, -1, 383, "OOB_way_en", true},
{-1, -1, 384, "OOB_way_en", true},
{-1, -1, 385, "OOB_way_en", true},
{-1, -1, 386, "OOB_way_en", true},
{-1, -1, 387, "OOB_way_en", true},
{-1, -1, 388, "OOB_way_en", true},
{-1, -1, 389, "OOB_way_en", true},
{-1, -1, 390, "OOB_way_en", true},
{-1, -1, 391, "OOB_way_en", true},
/* 390 */
{-1, -1, 392, "SRAMROM", true},
{-1, -1, 393, "MDP_MALI", true},
{-1, -1, 394, "reserve", false},
{-1, -1, 395, "MMSYS_MALI", true},
{-1, -1, 396, "PMIC_WRAP", false},
{-1, -1, 397, "PMIF1", false},
{-1, -1, 398, "PMIF2", false},
{-1, -1, 399, "reserve", false},
{-1, -1, 400, "reserve", false},
{-1, -1, 401, "DEVICE_APC_INFRA_AO", false},
/* 400 */
{-1, -1, 402, "DEVICE_APC_INFRA_PDN", false},
};
static struct mtk_device_info mt6853_devices_peri[] = {
/* sys_idx, ctrl_idx, vio_idx, device, vio_irq */
/* 0 */
{0, 0, 0, "DEVICE_APC_PERI_AO_APB_S", true},
{0, 1, 1, "BCRM_PERI_AO_APB_S", true},
{0, 2, 2, "DEBUG_CTRL_PERI_AO_APB_S", true},
{0, 3, 26, "PWR_MD32_S", true},
{0, 4, 27, "PWR_MD32_S-1", true},
{0, 5, 28, "PWR_MD32_S-2", true},
{0, 6, 29, "PWR_MD32_S-3", true},
{0, 7, 30, "PWR_MD32_S-4", true},
{0, 8, 31, "PWR_MD32_S-5", true},
{0, 9, 32, "PWR_MD32_S-6", true},
/* 10 */
{0, 10, 33, "PWR_MD32_S-7", true},
{0, 11, 34, "PWR_MD32_S-8", true},
{0, 12, 35, "PWR_MD32_S-9", true},
{0, 13, 36, "PWR_MD32_S-10", true},
{0, 14, 37, "AUDIO_S", true},
{0, 15, 38, "AUDIO_S-2", true},
{0, 16, 39, "UFS_S", true},
{0, 17, 40, "UFS_S-1", true},
{0, 18, 41, "UFS_S-2", true},
{0, 19, 42, "UFS_S-3", true},
/* 20 */
{0, 20, 87, "SSUSB_S", true},
{0, 21, 88, "SSUSB_S-1", true},
{0, 22, 89, "SSUSB_S-2", true},
{0, 23, 90, "DEBUGSYS_APB_S", true},
{0, 24, 91, "DRAMC_MD32_S0_APB_S", true},
{0, 25, 92, "DRAMC_MD32_S0_APB_S-2", true},
{0, 26, 100, "NOR_AXI_S", true},
{0, 27, 105, "DRAMC_CH0_TOP0_APB_S", true},
{0, 28, 106, "DRAMC_CH0_TOP1_APB_S", true},
{0, 29, 107, "DRAMC_CH0_TOP2_APB_S", true},
/* 30 */
{0, 30, 108, "DRAMC_CH0_TOP3_APB_S", true},
{0, 31, 109, "DRAMC_CH0_TOP4_APB_S", true},
{0, 32, 110, "DRAMC_CH0_TOP5_APB_S", true},
{0, 33, 111, "DRAMC_CH0_TOP6_APB_S", true},
{0, 34, 112, "DRAMC_CH1_TOP0_APB_S", true},
{0, 35, 113, "DRAMC_CH1_TOP1_APB_S", true},
{0, 36, 114, "DRAMC_CH1_TOP2_APB_S", true},
{0, 37, 115, "DRAMC_CH1_TOP3_APB_S", true},
{0, 38, 116, "DRAMC_CH1_TOP4_APB_S", true},
{0, 39, 117, "DRAMC_CH1_TOP5_APB_S", true},
/* 40 */
{0, 40, 118, "DRAMC_CH1_TOP6_APB_S", true},
{0, 41, 120, "CCIF2_AP_APB_S", true},
{0, 42, 121, "CCIF2_MD_APB_S", true},
{0, 43, 122, "CCIF3_AP_APB_S", true},
{0, 44, 123, "CCIF3_MD_APB_S", true},
{0, 45, 124, "CCIF4_AP_APB_S", true},
{0, 46, 125, "CCIF4_MD_APB_S", true},
{0, 47, 126, "CCIF5_AP_APB_S", true},
{0, 48, 127, "CCIF5_MD_APB_S", true},
{0, 49, 128, "SSC_INFRA_APB0_S", true},
/* 50 */
{0, 50, 129, "SSC_INFRA_APB1_S", true},
{0, 51, 130, "SSC_INFRA_APB2_S", true},
{0, 52, 131, "DEVICE_MPU_ACP_APB_S", true},
{1, 0, 3, "TINYSYS", true},
{1, 1, 4, "TINYSYS", true},
{1, 2, 5, "TINYSYS", true},
{1, 3, 6, "TINYSYS", true},
{1, 4, 7, "TINYSYS", true},
{1, 5, 8, "TINYSYS", true},
{1, 6, 9, "TINYSYS", true},
/* 60 */
{1, 7, 10, "TINYSYS", true},
{1, 8, 11, "TINYSYS", true},
{1, 9, 12, "TINYSYS", true},
{1, 10, 13, "TINYSYS", true},
{1, 11, 14, "TINYSYS", true},
{1, 12, 15, "TINYSYS", true},
{1, 13, 16, "TINYSYS", true},
{1, 14, 17, "TINYSYS", true},
{1, 15, 18, "TINYSYS", true},
{1, 16, 19, "TINYSYS", true},
/* 70 */
{1, 17, 20, "TINYSYS", true},
{1, 18, 21, "TINYSYS", true},
{1, 19, 22, "TINYSYS", true},
{1, 20, 23, "TINYSYS", true},
{1, 21, 24, "TINYSYS", true},
{1, 22, 25, "TINYSYS", true},
{1, 23, 44, "MDSYS", true},
{1, 24, 45, "MDSYS", true},
{1, 25, 46, "MDSYS", true},
{1, 26, 47, "MDSYS", true},
/* 80 */
{1, 27, 48, "MDSYS", true},
{1, 28, 49, "MDSYS", true},
{1, 29, 50, "MDSYS", true},
{1, 30, 51, "MDSYS", true},
{1, 31, 52, "MDSYS", true},
{1, 32, 53, "MDSYS", true},
{1, 33, 54, "MDSYS", true},
{1, 34, 55, "MDSYS", true},
{1, 35, 56, "MDSYS", true},
{1, 36, 57, "MDSYS", true},
/* 90 */
{1, 37, 58, "MDSYS", true},
{1, 38, 59, "MDSYS", true},
{1, 39, 60, "MDSYS", true},
{1, 40, 61, "MDSYS", true},
{1, 41, 62, "MDSYS", true},
{1, 42, 63, "MDSYS", true},
{1, 43, 64, "MDSYS", true},
{1, 44, 65, "MDSYS", true},
{1, 45, 66, "MDSYS", true},
{1, 46, 67, "MDSYS", true},
/* 100 */
{1, 47, 68, "MDSYS", true},
{1, 48, 69, "MDSYS", true},
{1, 49, 70, "MDSYS", true},
{1, 50, 71, "MDSYS", true},
{1, 51, 72, "MDSYS", true},
{1, 52, 73, "MDSYS", true},
{1, 53, 74, "MDSYS", true},
{1, 54, 75, "MDSYS", true},
{1, 55, 76, "MDSYS", true},
{1, 56, 77, "MDSYS", true},
/* 110 */
{1, 57, 78, "MDSYS", true},
{1, 58, 79, "MDSYS", true},
{1, 59, 80, "MDSYS", true},
{1, 60, 81, "MDSYS", true},
{1, 61, 82, "MDSYS", true},
{1, 62, 83, "MDSYS", true},
{1, 63, 84, "MDSYS", true},
{1, 64, 85, "MDSYS", true},
{1, 65, 86, "MDSYS", true},
{2, 0, 43, "CONNSYS", true},
/* 120 */
{-1, -1, 132, "OOB_way_en", true},
{-1, -1, 133, "OOB_way_en", true},
{-1, -1, 134, "OOB_way_en", true},
{-1, -1, 135, "OOB_way_en", true},
{-1, -1, 136, "OOB_way_en", true},
{-1, -1, 137, "OOB_way_en", true},
{-1, -1, 138, "OOB_way_en", true},
{-1, -1, 139, "OOB_way_en", true},
{-1, -1, 140, "OOB_way_en", true},
{-1, -1, 141, "OOB_way_en", true},
/* 130 */
{-1, -1, 142, "OOB_way_en", true},
{-1, -1, 143, "OOB_way_en", true},
{-1, -1, 144, "OOB_way_en", true},
{-1, -1, 145, "OOB_way_en", true},
{-1, -1, 146, "OOB_way_en", true},
{-1, -1, 147, "OOB_way_en", true},
{-1, -1, 148, "OOB_way_en", true},
{-1, -1, 149, "OOB_way_en", true},
{-1, -1, 150, "OOB_way_en", true},
{-1, -1, 151, "OOB_way_en", true},
/* 140 */
{-1, -1, 152, "OOB_way_en", true},
{-1, -1, 153, "OOB_way_en", true},
{-1, -1, 154, "OOB_way_en", true},
{-1, -1, 155, "OOB_way_en", true},
{-1, -1, 156, "OOB_way_en", true},
{-1, -1, 157, "OOB_way_en", true},
{-1, -1, 158, "OOB_way_en", true},
{-1, -1, 159, "OOB_way_en", true},
{-1, -1, 160, "OOB_way_en", true},
{-1, -1, 161, "OOB_way_en", true},
/* 150 */
{-1, -1, 162, "OOB_way_en", true},
{-1, -1, 163, "OOB_way_en", true},
{-1, -1, 164, "OOB_way_en", true},
{-1, -1, 165, "OOB_way_en", true},
{-1, -1, 166, "OOB_way_en", true},
{-1, -1, 167, "OOB_way_en", true},
{-1, -1, 168, "OOB_way_en", true},
{-1, -1, 169, "OOB_way_en", true},
{-1, -1, 170, "OOB_way_en", true},
{-1, -1, 171, "OOB_way_en", true},
/* 160 */
{-1, -1, 172, "OOB_way_en", true},
{-1, -1, 173, "OOB_way_en", true},
{-1, -1, 174, "OOB_way_en", true},
{-1, -1, 175, "OOB_way_en", true},
{-1, -1, 176, "OOB_way_en", true},
{-1, -1, 177, "OOB_way_en", true},
{-1, -1, 178, "OOB_way_en", true},
{-1, -1, 179, "OOB_way_en", true},
{-1, -1, 180, "OOB_way_en", true},
{-1, -1, 181, "OOB_way_en", true},
/* 170 */
{-1, -1, 182, "OOB_way_en", true},
{-1, -1, 183, "OOB_way_en", true},
{-1, -1, 184, "OOB_way_en", true},
{-1, -1, 185, "OOB_way_en", true},
{-1, -1, 186, "OOB_way_en", true},
{-1, -1, 187, "OOB_way_en", true},
{-1, -1, 188, "OOB_way_en", true},
{-1, -1, 189, "OOB_way_en", true},
{-1, -1, 190, "OOB_way_en", true},
{-1, -1, 191, "DEVICE_APC_PERI_AO", false},
/* 180 */
{-1, -1, 192, "DEVICE_APC_PERI_PDN", false},
};
static struct mtk_device_info mt6853_devices_peri2[] = {
/* sys_idx, ctrl_idx, vio_idx, device, vio_irq */
/* 0 */
{0, 0, 0, "DEVICE_APC_PERI_AO2_APB_S", true},
{0, 1, 1, "BCRM_PERI_AO2_APB_S", true},
{0, 2, 2, "DEBUG_CTRL_PERI_AO2_APB_S", true},
{0, 3, 3, "GCE_APB_S", true},
{0, 4, 4, "GCE_APB_S-1", true},
{0, 5, 5, "GCE_APB_S-2", true},
{0, 6, 6, "GCE_APB_S-3", true},
{0, 7, 7, "DPMAIF_PDN_APB_S", true},
{0, 8, 8, "DPMAIF_PDN_APB_S-1", true},
{0, 9, 9, "DPMAIF_PDN_APB_S-2", true},
/* 10 */
{0, 10, 10, "DPMAIF_PDN_APB_S-3", true},
{0, 11, 11, "BND_EAST_APB0_S", true},
{0, 12, 12, "BND_EAST_APB1_S", true},
{0, 13, 13, "BND_EAST_APB2_S", true},
{0, 14, 14, "BND_EAST_APB3_S", true},
{0, 15, 15, "BND_EAST_APB4_S", true},
{0, 16, 16, "BND_EAST_APB5_S", true},
{0, 17, 17, "BND_EAST_APB6_S", true},
{0, 18, 18, "BND_EAST_APB7_S", true},
{0, 19, 19, "BND_EAST_APB8_S", true},
/* 20 */
{0, 20, 20, "BND_EAST_APB9_S", true},
{0, 21, 21, "BND_EAST_APB10_S", true},
{0, 22, 22, "BND_EAST_APB11_S", true},
{0, 23, 23, "BND_EAST_APB12_S", true},
{0, 24, 24, "BND_EAST_APB13_S", true},
{0, 25, 25, "BND_EAST_APB14_S", true},
{0, 26, 26, "BND_EAST_APB15_S", true},
{0, 27, 27, "BND_WEST_APB0_S", true},
{0, 28, 28, "BND_WEST_APB1_S", true},
{0, 29, 29, "BND_WEST_APB2_S", true},
/* 30 */
{0, 30, 30, "BND_WEST_APB3_S", true},
{0, 31, 31, "BND_WEST_APB4_S", true},
{0, 32, 32, "BND_WEST_APB5_S", true},
{0, 33, 33, "BND_WEST_APB6_S", true},
{0, 34, 34, "BND_WEST_APB7_S", true},
{0, 35, 35, "BND_NORTH_APB0_S", true},
{0, 36, 36, "BND_NORTH_APB1_S", true},
{0, 37, 37, "BND_NORTH_APB2_S", true},
{0, 38, 38, "BND_NORTH_APB3_S", true},
{0, 39, 39, "BND_NORTH_APB4_S", true},
/* 40 */
{0, 40, 40, "BND_NORTH_APB5_S", true},
{0, 41, 41, "BND_NORTH_APB6_S", true},
{0, 42, 42, "BND_NORTH_APB7_S", true},
{0, 43, 43, "BND_NORTH_APB8_S", true},
{0, 44, 44, "BND_NORTH_APB9_S", true},
{0, 45, 45, "BND_NORTH_APB10_S", true},
{0, 46, 46, "BND_NORTH_APB11_S", true},
{0, 47, 47, "BND_NORTH_APB12_S", true},
{0, 48, 48, "BND_NORTH_APB13_S", true},
{0, 49, 49, "BND_NORTH_APB14_S", true},
/* 50 */
{0, 50, 50, "BND_NORTH_APB15_S", true},
{0, 51, 51, "BND_SOUTH_APB0_S", true},
{0, 52, 52, "BND_SOUTH_APB1_S", true},
{0, 53, 53, "BND_SOUTH_APB2_S", true},
{0, 54, 54, "BND_SOUTH_APB3_S", true},
{0, 55, 55, "BND_SOUTH_APB4_S", true},
{0, 56, 56, "BND_SOUTH_APB5_S", true},
{0, 57, 57, "BND_SOUTH_APB6_S", true},
{0, 58, 58, "BND_SOUTH_APB7_S", true},
{0, 59, 59, "BND_SOUTH_APB8_S", true},
/* 60 */
{0, 60, 60, "BND_SOUTH_APB9_S", true},
{0, 61, 61, "BND_SOUTH_APB10_S", true},
{0, 62, 62, "BND_SOUTH_APB11_S", true},
{0, 63, 63, "BND_SOUTH_APB12_S", true},
{0, 64, 64, "BND_SOUTH_APB13_S", true},
{0, 65, 65, "BND_SOUTH_APB14_S", true},
{0, 66, 66, "BND_SOUTH_APB15_S", true},
{0, 67, 67, "BND_EAST_NORTH_APB0_S", true},
{0, 68, 68, "BND_EAST_NORTH_APB1_S", true},
{0, 69, 69, "BND_EAST_NORTH_APB2_S", true},
/* 70 */
{0, 70, 70, "BND_EAST_NORTH_APB3_S", true},
{0, 71, 71, "BND_EAST_NORTH_APB4_S", true},
{0, 72, 72, "BND_EAST_NORTH_APB5_S", true},
{0, 73, 73, "BND_EAST_NORTH_APB6_S", true},
{0, 74, 74, "BND_EAST_NORTH_APB7_S", true},
{0, 75, 75, "SYS_CIRQ_APB_S", true},
{0, 76, 76, "DEVICE_APC_INFRA_PDN_APB_S", true},
{0, 77, 77, "DEBUG_TRACKER_APB_S", true},
{0, 78, 78, "CCIF0_AP_APB_S", true},
{0, 79, 79, "CCIF0_MD_APB_S", true},
/* 80 */
{0, 80, 80, "CCIF1_AP_APB_S", true},
{0, 81, 81, "CCIF1_MD_APB_S", true},
{0, 82, 82, "MBIST_PDN_APB_S", true},
{0, 83, 83, "INFRACFG_PDN_APB_S", true},
{0, 84, 84, "TRNG_APB_S", true},
{0, 85, 85, "DX_CC_APB_S", true},
{0, 86, 86, "CQ_DMA_APB_S", true},
{0, 87, 87, "SRAMROM_APB_S", true},
{0, 88, 88, "INFRACFG_MEM_APB_S", true},
{0, 89, 89, "RESERVED_DVFS_PROC_APB_S", true},
/* 90 */
{0, 90, 92, "SYS_CIRQ1_APB_S", true},
{0, 91, 93, "SYS_CIRQ2_APB_S", true},
{0, 92, 94, "DEBUG_TRACKER_APB1_S", true},
{0, 93, 95, "EMI_APB_S", true},
{0, 94, 96, "EMI_MPU_APB_S", true},
{0, 95, 97, "DEVICE_MPU_PDN_APB_S", true},
{0, 96, 98, "APDMA_APB_S", true},
{0, 97, 99, "DEBUG_TRACKER_APB2_S", true},
{0, 98, 100, "BCRM_INFRA_PDN_APB_S", true},
{0, 99, 101, "BCRM_PERI_PDN_APB_S", true},
/* 100 */
{0, 100, 102, "BCRM_PERI_PDN2_APB_S", true},
{0, 101, 103, "DEVICE_APC_PERI_PDN_APB_S", true},
{0, 102, 104, "DEVICE_APC_PERI_PDN2_APB_S", true},
{0, 103, 105, "BCRM_FMEM_PDN_APB_S", true},
{-1, -1, 106, "OOB_way_en", true},
{-1, -1, 107, "OOB_way_en", true},
{-1, -1, 108, "OOB_way_en", true},
{-1, -1, 109, "OOB_way_en", true},
{-1, -1, 110, "OOB_way_en", true},
{-1, -1, 111, "OOB_way_en", true},
/* 110 */
{-1, -1, 112, "OOB_way_en", true},
{-1, -1, 113, "OOB_way_en", true},
{-1, -1, 114, "OOB_way_en", true},
{-1, -1, 115, "OOB_way_en", true},
{-1, -1, 116, "OOB_way_en", true},
{-1, -1, 117, "OOB_way_en", true},
{-1, -1, 118, "OOB_way_en", true},
{-1, -1, 119, "OOB_way_en", true},
{-1, -1, 120, "OOB_way_en", true},
{-1, -1, 121, "OOB_way_en", true},
/* 120 */
{-1, -1, 122, "OOB_way_en", true},
{-1, -1, 123, "OOB_way_en", true},
{-1, -1, 124, "OOB_way_en", true},
{-1, -1, 125, "OOB_way_en", true},
{-1, -1, 126, "OOB_way_en", true},
{-1, -1, 127, "OOB_way_en", true},
{-1, -1, 128, "OOB_way_en", true},
{-1, -1, 129, "OOB_way_en", true},
{-1, -1, 130, "OOB_way_en", true},
{-1, -1, 131, "OOB_way_en", true},
/* 130 */
{-1, -1, 132, "OOB_way_en", true},
{-1, -1, 133, "OOB_way_en", true},
{-1, -1, 134, "OOB_way_en", true},
{-1, -1, 135, "OOB_way_en", true},
{-1, -1, 136, "OOB_way_en", true},
{-1, -1, 137, "OOB_way_en", true},
{-1, -1, 138, "OOB_way_en", true},
{-1, -1, 139, "OOB_way_en", true},
{-1, -1, 140, "OOB_way_en", true},
{-1, -1, 141, "OOB_way_en", true},
/* 140 */
{-1, -1, 142, "OOB_way_en", true},
{-1, -1, 143, "OOB_way_en", true},
{-1, -1, 144, "OOB_way_en", true},
{-1, -1, 145, "OOB_way_en", true},
{-1, -1, 146, "OOB_way_en", true},
{-1, -1, 147, "OOB_way_en", true},
{-1, -1, 148, "OOB_way_en", true},
{-1, -1, 149, "OOB_way_en", true},
{-1, -1, 150, "OOB_way_en", true},
{-1, -1, 151, "OOB_way_en", true},
/* 150 */
{-1, -1, 152, "OOB_way_en", true},
{-1, -1, 153, "OOB_way_en", true},
{-1, -1, 154, "OOB_way_en", true},
{-1, -1, 155, "OOB_way_en", true},
{-1, -1, 156, "OOB_way_en", true},
{-1, -1, 157, "OOB_way_en", true},
{-1, -1, 158, "OOB_way_en", true},
{-1, -1, 159, "OOB_way_en", true},
{-1, -1, 160, "OOB_way_en", true},
{-1, -1, 161, "OOB_way_en", true},
/* 160 */
{-1, -1, 162, "OOB_way_en", true},
{-1, -1, 163, "OOB_way_en", true},
{-1, -1, 164, "OOB_way_en", true},
{-1, -1, 165, "OOB_way_en", true},
{-1, -1, 166, "OOB_way_en", true},
{-1, -1, 167, "OOB_way_en", true},
{-1, -1, 168, "OOB_way_en", true},
{-1, -1, 169, "OOB_way_en", true},
{-1, -1, 170, "OOB_way_en", true},
{-1, -1, 171, "OOB_way_en", true},
/* 170 */
{-1, -1, 172, "OOB_way_en", true},
{-1, -1, 173, "OOB_way_en", true},
{-1, -1, 174, "OOB_way_en", true},
{-1, -1, 175, "OOB_way_en", true},
{-1, -1, 176, "OOB_way_en", true},
{-1, -1, 177, "OOB_way_en", true},
{-1, -1, 178, "OOB_way_en", true},
{-1, -1, 179, "OOB_way_en", true},
{-1, -1, 180, "OOB_way_en", true},
{-1, -1, 181, "OOB_way_en", true},
/* 180 */
{-1, -1, 182, "OOB_way_en", true},
{-1, -1, 183, "OOB_way_en", true},
{-1, -1, 184, "OOB_way_en", true},
{-1, -1, 185, "OOB_way_en", true},
{-1, -1, 186, "OOB_way_en", true},
{-1, -1, 187, "OOB_way_en", true},
{-1, -1, 188, "OOB_way_en", true},
{-1, -1, 189, "OOB_way_en", true},
{-1, -1, 190, "OOB_way_en", true},
{-1, -1, 191, "OOB_way_en", true},
/* 190 */
{-1, -1, 192, "OOB_way_en", true},
{-1, -1, 193, "OOB_way_en", true},
{-1, -1, 194, "OOB_way_en", true},
{-1, -1, 195, "OOB_way_en", true},
{-1, -1, 196, "OOB_way_en", true},
{-1, -1, 197, "OOB_way_en", true},
{-1, -1, 198, "OOB_way_en", true},
{-1, -1, 199, "OOB_way_en", true},
{-1, -1, 200, "OOB_way_en", true},
{-1, -1, 201, "OOB_way_en", true},
/* 200 */
{-1, -1, 202, "OOB_way_en", true},
{-1, -1, 203, "OOB_way_en", true},
{-1, -1, 204, "OOB_way_en", true},
{-1, -1, 205, "OOB_way_en", true},
{-1, -1, 206, "OOB_way_en", true},
{-1, -1, 207, "OOB_way_en", true},
{-1, -1, 208, "OOB_way_en", true},
{-1, -1, 209, "OOB_way_en", true},
{-1, -1, 210, "OOB_way_en", true},
{-1, -1, 211, "OOB_way_en", true},
/* 210 */
{-1, -1, 212, "OOB_way_en", true},
{-1, -1, 213, "OOB_way_en", true},
{-1, -1, 214, "OOB_way_en", true},
{-1, -1, 215, "OOB_way_en", true},
{-1, -1, 216, "OOB_way_en", true},
{-1, -1, 217, "OOB_way_en", true},
{-1, -1, 218, "OOB_way_en", true},
{-1, -1, 219, "OOB_way_en", true},
{-1, -1, 220, "CQ_DMA", false},
{-1, -1, 221, "EMI", false},
/* 220 */
{-1, -1, 222, "EMI_MPU", false},
{-1, -1, 223, "GCE", false},
{-1, -1, 224, "AP_DMA", false},
{-1, -1, 225, "DEVICE_APC_PERI_AO2", false},
{-1, -1, 226, "DEVICE_APC_PERI_PDN2", false},
};
static struct mtk_device_info mt6853_devices_peri_par[] = {
/* sys_idx, ctrl_idx, vio_idx, device, vio_irq */
/* 0 */
{0, 0, 0, "MSDC0_S", true},
{0, 1, 1, "MSDC1_S", true},
{0, 2, 2, "AUXADC_APB_S", true},
{0, 3, 3, "UART0_APB_S", true},
{0, 4, 4, "UART1_APB_S", true},
{0, 5, 5, "UART2_APB_S", true},
{0, 6, 6, "IIC_P2P_REMAP_APB4_S", true},
{0, 7, 7, "SPI0_APB_S", true},
{0, 8, 8, "PTP_THERM_CTRL_APB_S", true},
{0, 9, 9, "BTIF_APB_S", true},
/* 10 */
{0, 10, 10, "DISP_PWM_APB_S", true},
{0, 11, 11, "SPI1_APB_S", true},
{0, 12, 12, "SPI2_APB_S", true},
{0, 13, 13, "SPI3_APB_S", true},
{0, 14, 14, "IIC_P2P_REMAP_APB0_S", true},
{0, 15, 15, "IIC_P2P_REMAP_APB1_S", true},
{0, 16, 16, "SPI4_APB_S", true},
{0, 17, 17, "SPI5_APB_S", true},
{0, 18, 18, "IIC_P2P_REMAP_APB2_S", true},
{0, 19, 19, "IIC_P2P_REMAP_APB3_S", true},
/* 20 */
{0, 20, 20, "SPI6_APB_S", true},
{0, 21, 21, "SPI7_APB_S", true},
{0, 22, 22, "BCRM_PERI_PAR_PDN_APB_S", true},
{0, 23, 23, "DEVICE_APC_PERI_PAR_PDN_APB_S", true},
{0, 24, 24, "PTP_THERM_CTRL2_APB_S", true},
{0, 25, 25, "NOR_APB_S", true},
{0, 26, 26, "DEVICE_APC_PERI_PAR_AO_APB_S", true},
{0, 27, 27, "DEBUG_CTRL_PERI_PAR_AO_APB_S", true},
{0, 28, 28, "BCRM_PERI_PAR_AO_APB_S", true},
{-1, -1, 29, "OOB_way_en", true},
/* 30 */
{-1, -1, 30, "OOB_way_en", true},
{-1, -1, 31, "OOB_way_en", true},
{-1, -1, 32, "OOB_way_en", true},
{-1, -1, 33, "OOB_way_en", true},
{-1, -1, 34, "OOB_way_en", true},
{-1, -1, 35, "OOB_way_en", true},
{-1, -1, 36, "OOB_way_en", true},
{-1, -1, 37, "OOB_way_en", true},
{-1, -1, 38, "OOB_way_en", true},
{-1, -1, 39, "OOB_way_en", true},
/* 40 */
{-1, -1, 40, "OOB_way_en", true},
{-1, -1, 41, "OOB_way_en", true},
{-1, -1, 42, "OOB_way_en", true},
{-1, -1, 43, "OOB_way_en", true},
{-1, -1, 44, "OOB_way_en", true},
{-1, -1, 45, "OOB_way_en", true},
{-1, -1, 46, "OOB_way_en", true},
{-1, -1, 47, "OOB_way_en", true},
{-1, -1, 48, "OOB_way_en", true},
{-1, -1, 49, "OOB_way_en", true},
/* 50 */
{-1, -1, 50, "OOB_way_en", true},
{-1, -1, 51, "OOB_way_en", true},
{-1, -1, 52, "OOB_way_en", true},
{-1, -1, 53, "OOB_way_en", true},
{-1, -1, 54, "OOB_way_en", true},
{-1, -1, 55, "OOB_way_en", true},
{-1, -1, 56, "OOB_way_en", true},
{-1, -1, 57, "OOB_way_en", true},
{-1, -1, 58, "OOB_way_en", true},
{-1, -1, 59, "OOB_way_en", true},
/* 60 */
{-1, -1, 60, "OOB_way_en", true},
{-1, -1, 61, "OOB_way_en", true},
{-1, -1, 62, "OOB_way_en", true},
{-1, -1, 63, "Reserve ", false},
{-1, -1, 64, "IMP_IIC_WRAP", false},
{-1, -1, 65, "DEVICE_APC_PERI_PAR_AO", false},
{-1, -1, 66, "DEVICE_APC_PERI_PAR_PDN", false},
};
enum DEVAPC_VIO_SLAVE_NUM {
VIO_SLAVE_NUM_INFRA = ARRAY_SIZE(mt6853_devices_infra),
VIO_SLAVE_NUM_PERI = ARRAY_SIZE(mt6853_devices_peri),
VIO_SLAVE_NUM_PERI2 = ARRAY_SIZE(mt6853_devices_peri2),
VIO_SLAVE_NUM_PERI_PAR = ARRAY_SIZE(mt6853_devices_peri_par),
};
#endif /* __DEVAPC_MT6873_H__ */
Reference in a new issue View git blame Copy permalink