4653 lines
140 KiB
C
Executable file
4653 lines
140 KiB
C
Executable file
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author Flora Fu <flora.fu@mediatek.com>
|
|
*/
|
|
#include <linux/clk.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/kthread.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/reset.h>
|
|
#include <linux/sched/clock.h>
|
|
#include <linux/soc/mediatek/pmic_wrap.h>
|
|
#include <mt-plat/aee.h>
|
|
#include <linux/printk.h>
|
|
|
|
#define PWRAP_MT8135_BRIDGE_IORD_ARB_EN 0x4
|
|
#define PWRAP_MT8135_BRIDGE_WACS3_EN 0x10
|
|
#define PWRAP_MT8135_BRIDGE_INIT_DONE3 0x14
|
|
#define PWRAP_MT8135_BRIDGE_WACS4_EN 0x24
|
|
#define PWRAP_MT8135_BRIDGE_INIT_DONE4 0x28
|
|
#define PWRAP_MT8135_BRIDGE_INT_EN 0x38
|
|
#define PWRAP_MT8135_BRIDGE_TIMER_EN 0x48
|
|
#define PWRAP_MT8135_BRIDGE_WDT_UNIT 0x50
|
|
#define PWRAP_MT8135_BRIDGE_WDT_SRC_EN 0x54
|
|
|
|
/* macro for wrapper status */
|
|
#define PWRAP_GET_WACS_RDATA(x) (((x) >> 0) & 0x0000ffff)
|
|
#define PWRAP_GET_WACS_FSM(x) (((x) >> 16) & 0x00000007)
|
|
#define PWRAP_GET_WACS_REQ(x) (((x) >> 19) & 0x00000001)
|
|
#define PWRAP_STATE_SYNC_IDLE0 (1 << 20)
|
|
|
|
/* macro for pmif */
|
|
#define PMIF_GET_SWINF_2_FSM(x) (((x) >> 1) & 0x00000007)
|
|
#define PMIF_GET_MONITOR_REC_0_CHAN(x) (((x) >> 27) & 0x0000001f)
|
|
#define PMIF_GET_MONITOR_REC_0_CMD(x) (((x) >> 25) & 0x00000003)
|
|
#define PMIF_GET_MONITOR_REC_0_WRITE(x) (((x) >> 24) & 0x00000001)
|
|
#define PMIF_GET_MONITOR_REC_0_ADDR(x) (((x) >> 0) & 0x0000ffff)
|
|
#define PMIF_GET_MONITOR_REC_0_WDATA_31_0(x) (((x) >> 0) & 0xffffffff)
|
|
|
|
/* macro for wrapper status init_done */
|
|
#define PWRAP_STATE_INIT_DONE0 (1 << 21)
|
|
/* MT3967 and later should be (1 << 22) */
|
|
#define PWRAP_STATE_INIT_DONE0_V2 (1 << 22)
|
|
#define PWRAP_STATE_INIT_DONE0_V3 (1 << 15)
|
|
|
|
/* macro for WACS FSM */
|
|
#define PWRAP_WACS_FSM_IDLE 0x00
|
|
#define PWRAP_WACS_FSM_REQ 0x02
|
|
#define PWRAP_WACS_FSM_WFDLE 0x04
|
|
#define PWRAP_WACS_FSM_WFVLDCLR 0x06
|
|
#define PWRAP_WACS_INIT_DONE 0x01
|
|
#define PWRAP_WACS_WACS_SYNC_IDLE 0x01
|
|
#define PWRAP_WACS_SYNC_BUSY 0x00
|
|
|
|
/* macro for device wrapper default value */
|
|
#define PWRAP_DEW_READ_TEST_VAL 0x5aa5
|
|
#define PWRAP_DEW_WRITE_TEST_VAL 0xa55a
|
|
|
|
/* marco for hw monitor set */
|
|
#define PMIC_WRAP_HW_MONITOR_SET 1 /* valid value: 1~8 */
|
|
|
|
/* macro for manual command */
|
|
#define PWRAP_MAN_CMD_SPI_WRITE_NEW (1 << 14)
|
|
#define PWRAP_MAN_CMD_SPI_WRITE (1 << 13)
|
|
#define PWRAP_MAN_CMD_OP_CSH (0x0 << 8)
|
|
#define PWRAP_MAN_CMD_OP_CSL (0x1 << 8)
|
|
#define PWRAP_MAN_CMD_OP_CK (0x2 << 8)
|
|
#define PWRAP_MAN_CMD_OP_OUTS (0x8 << 8)
|
|
#define PWRAP_MAN_CMD_OP_OUTD (0x9 << 8)
|
|
#define PWRAP_MAN_CMD_OP_OUTQ (0xa << 8)
|
|
|
|
/* macro for Watch Dog Timer Source */
|
|
#define PWRAP_WDT_SRC_EN_STAUPD_TRIG (1 << 25)
|
|
#define PWRAP_WDT_SRC_EN_HARB_STAUPD_DLE (1 << 20)
|
|
#define PWRAP_WDT_SRC_EN_HARB_STAUPD_ALE (1 << 6)
|
|
#define PWRAP_WDT_SRC_MASK_ALL 0xffffffff
|
|
#define PWRAP_WDT_SRC_MASK_NO_STAUPD ~(PWRAP_WDT_SRC_EN_STAUPD_TRIG | \
|
|
PWRAP_WDT_SRC_EN_HARB_STAUPD_DLE | \
|
|
PWRAP_WDT_SRC_EN_HARB_STAUPD_ALE)
|
|
|
|
/* Group of bits used for shown slave capability */
|
|
#define PWRAP_SLV_CAP_SPI BIT(0)
|
|
#define PWRAP_SLV_CAP_DUALIO BIT(1)
|
|
#define PWRAP_SLV_CAP_SECURITY BIT(2)
|
|
#define HAS_CAP(_c, _x) (((_c) & (_x)) == (_x))
|
|
|
|
/* Group of bits used for shown pwrap capability */
|
|
#define PWRAP_CAP_BRIDGE BIT(0)
|
|
#define PWRAP_CAP_RESET BIT(1)
|
|
#define PWRAP_CAP_DCM BIT(2)
|
|
#define PWRAP_CAP_PRIORITY_SEL BIT(3)
|
|
#define PWRAP_CAP_INT1_EN BIT(4)
|
|
#define PWRAP_CAP_MONITOR_V1 BIT(5)
|
|
#define PWRAP_CAP_MONITOR_V2 BIT(6)
|
|
#define PWRAP_CAP_ARB_V1 BIT(7)
|
|
#define PWRAP_CAP_ARB_V2 BIT(8)
|
|
#define PWRAP_CAP_ARB_V3 BIT(9)
|
|
#define PWRAP_CAP_MPU_V1 BIT(10)
|
|
#define PWRAP_CAP_ULPOSC_CLK BIT(11)
|
|
#define PWRAP_CAP_SYS_CLK BIT(12)
|
|
#define PWRAP_CAP_MPU_V2 BIT(13)
|
|
#define PWRAP_CAP_MPU_V3 BIT(14)
|
|
/* Marco and Struct for kernel thread */
|
|
#define pwrap_init_wake_lock(lock, name) wakeup_source_init(lock, name)
|
|
#define pwrap_wake_lock(lock) __pm_stay_awake(lock)
|
|
#define pwrap_wake_unlock(lock) __pm_relax(lock)
|
|
struct task_struct *pwrap_thread_handle;
|
|
struct wakeup_source pwrapThread_lock;
|
|
|
|
/* defines for slave device wrapper registers */
|
|
enum dew_regs {
|
|
PWRAP_DEW_BASE,
|
|
PWRAP_DEW_DIO_EN,
|
|
PWRAP_DEW_READ_TEST,
|
|
PWRAP_DEW_WRITE_TEST,
|
|
PWRAP_DEW_CRC_EN,
|
|
PWRAP_DEW_CRC_VAL,
|
|
PWRAP_DEW_MON_GRP_SEL,
|
|
PWRAP_DEW_CIPHER_KEY_SEL,
|
|
PWRAP_DEW_CIPHER_IV_SEL,
|
|
PWRAP_DEW_CIPHER_RDY,
|
|
PWRAP_DEW_CIPHER_MODE,
|
|
PWRAP_DEW_CIPHER_SWRST,
|
|
|
|
/* MT6397 only regs */
|
|
PWRAP_DEW_EVENT_OUT_EN,
|
|
PWRAP_DEW_EVENT_SRC_EN,
|
|
PWRAP_DEW_EVENT_SRC,
|
|
PWRAP_DEW_EVENT_FLAG,
|
|
PWRAP_DEW_MON_FLAG_SEL,
|
|
PWRAP_DEW_EVENT_TEST,
|
|
PWRAP_DEW_CIPHER_LOAD,
|
|
PWRAP_DEW_CIPHER_START,
|
|
|
|
/* MT6323 only regs */
|
|
PWRAP_DEW_CIPHER_EN,
|
|
PWRAP_DEW_RDDMY_NO,
|
|
|
|
/* MT6359 only regs */
|
|
PWRAP_DEW_CRC_SWRST,
|
|
PWRAP_DEW_RG_EN_RECORD,
|
|
PWRAP_DEW_RECORD_CMD0,
|
|
PWRAP_DEW_RECORD_CMD1,
|
|
PWRAP_DEW_RECORD_CMD2,
|
|
PWRAP_DEW_RECORD_CMD3,
|
|
PWRAP_DEW_RECORD_CMD4,
|
|
PWRAP_DEW_RECORD_CMD5,
|
|
PWRAP_DEW_RECORD_WDATA0,
|
|
PWRAP_DEW_RECORD_WDATA1,
|
|
PWRAP_DEW_RECORD_WDATA2,
|
|
PWRAP_DEW_RECORD_WDATA3,
|
|
PWRAP_DEW_RECORD_WDATA4,
|
|
PWRAP_DEW_RECORD_WDATA5,
|
|
PWRAP_DEW_RG_ADDR_TARGET,
|
|
PWRAP_DEW_RG_ADDR_MASK,
|
|
PWRAP_DEW_RG_WDATA_TARGET,
|
|
PWRAP_DEW_RG_WDATA_MASK,
|
|
PWRAP_DEW_RG_SPI_RECORD_CLR,
|
|
PWRAP_DEW_RG_CMD_ALERT_CLR,
|
|
PWRAP_DEW_SPISLV_KEY,
|
|
};
|
|
|
|
static const u32 mt6323_regs[] = {
|
|
[PWRAP_DEW_BASE] = 0x0000,
|
|
[PWRAP_DEW_DIO_EN] = 0x018a,
|
|
[PWRAP_DEW_READ_TEST] = 0x018c,
|
|
[PWRAP_DEW_WRITE_TEST] = 0x018e,
|
|
[PWRAP_DEW_CRC_EN] = 0x0192,
|
|
[PWRAP_DEW_CRC_VAL] = 0x0194,
|
|
[PWRAP_DEW_MON_GRP_SEL] = 0x0196,
|
|
[PWRAP_DEW_CIPHER_KEY_SEL] = 0x0198,
|
|
[PWRAP_DEW_CIPHER_IV_SEL] = 0x019a,
|
|
[PWRAP_DEW_CIPHER_EN] = 0x019c,
|
|
[PWRAP_DEW_CIPHER_RDY] = 0x019e,
|
|
[PWRAP_DEW_CIPHER_MODE] = 0x01a0,
|
|
[PWRAP_DEW_CIPHER_SWRST] = 0x01a2,
|
|
[PWRAP_DEW_RDDMY_NO] = 0x01a4,
|
|
};
|
|
|
|
static const u32 mt6397_regs[] = {
|
|
[PWRAP_DEW_BASE] = 0xbc00,
|
|
[PWRAP_DEW_EVENT_OUT_EN] = 0xbc00,
|
|
[PWRAP_DEW_DIO_EN] = 0xbc02,
|
|
[PWRAP_DEW_EVENT_SRC_EN] = 0xbc04,
|
|
[PWRAP_DEW_EVENT_SRC] = 0xbc06,
|
|
[PWRAP_DEW_EVENT_FLAG] = 0xbc08,
|
|
[PWRAP_DEW_READ_TEST] = 0xbc0a,
|
|
[PWRAP_DEW_WRITE_TEST] = 0xbc0c,
|
|
[PWRAP_DEW_CRC_EN] = 0xbc0e,
|
|
[PWRAP_DEW_CRC_VAL] = 0xbc10,
|
|
[PWRAP_DEW_MON_GRP_SEL] = 0xbc12,
|
|
[PWRAP_DEW_MON_FLAG_SEL] = 0xbc14,
|
|
[PWRAP_DEW_EVENT_TEST] = 0xbc16,
|
|
[PWRAP_DEW_CIPHER_KEY_SEL] = 0xbc18,
|
|
[PWRAP_DEW_CIPHER_IV_SEL] = 0xbc1a,
|
|
[PWRAP_DEW_CIPHER_LOAD] = 0xbc1c,
|
|
[PWRAP_DEW_CIPHER_START] = 0xbc1e,
|
|
[PWRAP_DEW_CIPHER_RDY] = 0xbc20,
|
|
[PWRAP_DEW_CIPHER_MODE] = 0xbc22,
|
|
[PWRAP_DEW_CIPHER_SWRST] = 0xbc24,
|
|
};
|
|
|
|
static const u32 mt6357_regs[] = {
|
|
[PWRAP_DEW_DIO_EN] = 0x040a,
|
|
[PWRAP_DEW_READ_TEST] = 0x040c,
|
|
[PWRAP_DEW_WRITE_TEST] = 0x040e,
|
|
[PWRAP_DEW_CRC_SWRST] = 0x0410,
|
|
[PWRAP_DEW_CRC_EN] = 0x0412,
|
|
[PWRAP_DEW_CRC_VAL] = 0x0414,
|
|
[PWRAP_DEW_CIPHER_KEY_SEL] = 0x0418,
|
|
[PWRAP_DEW_CIPHER_IV_SEL] = 0x041a,
|
|
[PWRAP_DEW_CIPHER_EN] = 0x041c,
|
|
[PWRAP_DEW_CIPHER_RDY] = 0x041e,
|
|
[PWRAP_DEW_CIPHER_MODE] = 0x0420,
|
|
[PWRAP_DEW_CIPHER_SWRST] = 0x0422,
|
|
[PWRAP_DEW_RDDMY_NO] = 0x0424,
|
|
[PWRAP_DEW_RECORD_CMD0] = 0x0432,
|
|
[PWRAP_DEW_RECORD_CMD1] = 0x0434,
|
|
[PWRAP_DEW_RECORD_CMD2] = 0x0436,
|
|
[PWRAP_DEW_RECORD_WDATA0] = 0x0438,
|
|
[PWRAP_DEW_RECORD_WDATA1] = 0x043a,
|
|
[PWRAP_DEW_RECORD_WDATA2] = 0x043c,
|
|
[PWRAP_DEW_RG_ADDR_TARGET] = 0x043e,
|
|
[PWRAP_DEW_RG_ADDR_MASK] = 0x0440,
|
|
[PWRAP_DEW_RG_WDATA_TARGET] = 0x0442,
|
|
[PWRAP_DEW_RG_WDATA_MASK] = 0x0444,
|
|
[PWRAP_DEW_RG_SPI_RECORD_CLR] = 0x0446,
|
|
[PWRAP_DEW_RG_CMD_ALERT_CLR] = 0x0446,
|
|
};
|
|
|
|
static const u32 mt6358_regs[] = {
|
|
[PWRAP_DEW_RG_EN_RECORD] = 0x040a,
|
|
[PWRAP_DEW_DIO_EN] = 0x040c,
|
|
[PWRAP_DEW_READ_TEST] = 0x040e,
|
|
[PWRAP_DEW_WRITE_TEST] = 0x0410,
|
|
[PWRAP_DEW_CRC_SWRST] = 0x0412,
|
|
[PWRAP_DEW_CRC_EN] = 0x0414,
|
|
[PWRAP_DEW_CRC_VAL] = 0x0416,
|
|
[PWRAP_DEW_CIPHER_KEY_SEL] = 0x041a,
|
|
[PWRAP_DEW_CIPHER_IV_SEL] = 0x041c,
|
|
[PWRAP_DEW_CIPHER_EN] = 0x041e,
|
|
[PWRAP_DEW_CIPHER_RDY] = 0x0420,
|
|
[PWRAP_DEW_CIPHER_MODE] = 0x0422,
|
|
[PWRAP_DEW_CIPHER_SWRST] = 0x0424,
|
|
[PWRAP_DEW_RDDMY_NO] = 0x0426,
|
|
[PWRAP_DEW_RECORD_CMD0] = 0x0434,
|
|
[PWRAP_DEW_RECORD_CMD1] = 0x0436,
|
|
[PWRAP_DEW_RECORD_CMD2] = 0x0438,
|
|
[PWRAP_DEW_RECORD_WDATA0] = 0x043a,
|
|
[PWRAP_DEW_RECORD_WDATA1] = 0x043c,
|
|
[PWRAP_DEW_RECORD_WDATA2] = 0x043e,
|
|
[PWRAP_DEW_RG_ADDR_TARGET] = 0x0440,
|
|
[PWRAP_DEW_RG_ADDR_MASK] = 0x0442,
|
|
[PWRAP_DEW_RG_WDATA_TARGET] = 0x0444,
|
|
[PWRAP_DEW_RG_WDATA_MASK] = 0x0446,
|
|
[PWRAP_DEW_RG_SPI_RECORD_CLR] = 0x0448,
|
|
[PWRAP_DEW_RG_CMD_ALERT_CLR] = 0x0448,
|
|
[PWRAP_DEW_SPISLV_KEY] = 0x044a,
|
|
};
|
|
|
|
static const u32 mt6359_regs[] = {
|
|
[PWRAP_DEW_RG_EN_RECORD] = 0x040a,
|
|
[PWRAP_DEW_DIO_EN] = 0x040c,
|
|
[PWRAP_DEW_READ_TEST] = 0x040e,
|
|
[PWRAP_DEW_WRITE_TEST] = 0x0410,
|
|
[PWRAP_DEW_CRC_SWRST] = 0x0412,
|
|
[PWRAP_DEW_CRC_EN] = 0x0414,
|
|
[PWRAP_DEW_CRC_VAL] = 0x0416,
|
|
[PWRAP_DEW_CIPHER_KEY_SEL] = 0x0418,
|
|
[PWRAP_DEW_CIPHER_IV_SEL] = 0x041a,
|
|
[PWRAP_DEW_CIPHER_EN] = 0x041c,
|
|
[PWRAP_DEW_CIPHER_RDY] = 0x041e,
|
|
[PWRAP_DEW_CIPHER_MODE] = 0x0420,
|
|
[PWRAP_DEW_CIPHER_SWRST] = 0x0422,
|
|
[PWRAP_DEW_RDDMY_NO] = 0x0424,
|
|
[PWRAP_DEW_RECORD_CMD0] = 0x0428,
|
|
[PWRAP_DEW_RECORD_CMD1] = 0x042a,
|
|
[PWRAP_DEW_RECORD_CMD2] = 0x042c,
|
|
[PWRAP_DEW_RECORD_CMD3] = 0x042e,
|
|
[PWRAP_DEW_RECORD_CMD4] = 0x0430,
|
|
[PWRAP_DEW_RECORD_CMD5] = 0x0432,
|
|
[PWRAP_DEW_RECORD_WDATA0] = 0x0434,
|
|
[PWRAP_DEW_RECORD_WDATA1] = 0x0436,
|
|
[PWRAP_DEW_RECORD_WDATA2] = 0x0438,
|
|
[PWRAP_DEW_RECORD_WDATA3] = 0x043a,
|
|
[PWRAP_DEW_RECORD_WDATA4] = 0x043c,
|
|
[PWRAP_DEW_RECORD_WDATA5] = 0x043e,
|
|
[PWRAP_DEW_RG_ADDR_TARGET] = 0x0440,
|
|
[PWRAP_DEW_RG_ADDR_MASK] = 0x0442,
|
|
[PWRAP_DEW_RG_WDATA_TARGET] = 0x0444,
|
|
[PWRAP_DEW_RG_WDATA_MASK] = 0x0446,
|
|
[PWRAP_DEW_RG_SPI_RECORD_CLR] = 0x0448,
|
|
[PWRAP_DEW_RG_CMD_ALERT_CLR] = 0x0448,
|
|
[PWRAP_DEW_SPISLV_KEY] = 0x044a,
|
|
};
|
|
|
|
enum pwrap_regs {
|
|
PWRAP_MUX_SEL,
|
|
PWRAP_WRAP_EN,
|
|
PWRAP_DIO_EN,
|
|
PWRAP_SIDLY,
|
|
PWRAP_CSHEXT_WRITE,
|
|
PWRAP_CSHEXT_READ,
|
|
PWRAP_CSLEXT_START,
|
|
PWRAP_CSLEXT_END,
|
|
PWRAP_STAUPD_PRD,
|
|
PWRAP_STAUPD_GRPEN,
|
|
PWRAP_STAUPD_MAN_TRIG,
|
|
PWRAP_STAUPD_STA,
|
|
PWRAP_WRAP_STA,
|
|
PWRAP_HARB_INIT,
|
|
PWRAP_HARB_HPRIO,
|
|
PWRAP_HIPRIO_ARB_EN,
|
|
PWRAP_HARB_STA0,
|
|
PWRAP_HARB_STA1,
|
|
PWRAP_MAN_EN,
|
|
PWRAP_MAN_CMD,
|
|
PWRAP_MAN_RDATA,
|
|
PWRAP_MAN_VLDCLR,
|
|
PWRAP_WACS0_EN,
|
|
PWRAP_INIT_DONE0,
|
|
PWRAP_WACS0_CMD,
|
|
PWRAP_WACS0_RDATA,
|
|
PWRAP_WACS0_VLDCLR,
|
|
PWRAP_WACS1_EN,
|
|
PWRAP_INIT_DONE1,
|
|
PWRAP_WACS1_CMD,
|
|
PWRAP_WACS1_RDATA,
|
|
PWRAP_WACS1_VLDCLR,
|
|
PWRAP_WACS2_EN,
|
|
PWRAP_INIT_DONE2,
|
|
PWRAP_WACS2_CMD,
|
|
PWRAP_WACS2_RDATA,
|
|
PWRAP_WACS2_VLDCLR,
|
|
PWRAP_WACS3_EN,
|
|
PWRAP_INIT_DONE3,
|
|
PWRAP_WACS3_CMD,
|
|
PWRAP_WACS3_RDATA,
|
|
PWRAP_WACS3_VLDCLR,
|
|
PWRAP_INT_EN,
|
|
PWRAP_INT_FLG_RAW,
|
|
PWRAP_INT_FLG,
|
|
PWRAP_INT_CLR,
|
|
PWRAP_SIG_ADR,
|
|
PWRAP_SIG_MODE,
|
|
PWRAP_SIG_VALUE,
|
|
PWRAP_SIG_ERRVAL,
|
|
PWRAP_CRC_EN,
|
|
PWRAP_TIMER_EN,
|
|
PWRAP_TIMER_STA,
|
|
PWRAP_WDT_UNIT,
|
|
PWRAP_WDT_SRC_EN,
|
|
PWRAP_WDT_FLG,
|
|
PWRAP_DEBUG_INT_SEL,
|
|
PWRAP_CIPHER_KEY_SEL,
|
|
PWRAP_CIPHER_IV_SEL,
|
|
PWRAP_CIPHER_RDY,
|
|
PWRAP_CIPHER_MODE,
|
|
PWRAP_CIPHER_SWRST,
|
|
PWRAP_DCM_EN,
|
|
PWRAP_DCM_DBC_PRD,
|
|
|
|
/* MT2701 only regs */
|
|
PWRAP_OP_TYPE,
|
|
PWRAP_MSB_FIRST,
|
|
PWRAP_ADC_CMD_ADDR,
|
|
PWRAP_PWRAP_ADC_CMD,
|
|
PWRAP_ADC_RDY_ADDR,
|
|
PWRAP_ADC_RDATA_ADDR1,
|
|
PWRAP_ADC_RDATA_ADDR2,
|
|
|
|
/* MT8135 only regs */
|
|
PWRAP_CSHEXT,
|
|
PWRAP_EVENT_IN_EN,
|
|
PWRAP_EVENT_DST_EN,
|
|
PWRAP_RRARB_INIT,
|
|
PWRAP_RRARB_EN,
|
|
PWRAP_RRARB_STA0,
|
|
PWRAP_RRARB_STA1,
|
|
PWRAP_EVENT_STA,
|
|
PWRAP_EVENT_STACLR,
|
|
PWRAP_CIPHER_LOAD,
|
|
PWRAP_CIPHER_START,
|
|
|
|
/* MT8173 only regs */
|
|
PWRAP_RDDMY,
|
|
PWRAP_SI_CK_CON,
|
|
PWRAP_DVFS_ADR0,
|
|
PWRAP_DVFS_WDATA0,
|
|
PWRAP_DVFS_ADR1,
|
|
PWRAP_DVFS_WDATA1,
|
|
PWRAP_DVFS_ADR2,
|
|
PWRAP_DVFS_WDATA2,
|
|
PWRAP_DVFS_ADR3,
|
|
PWRAP_DVFS_WDATA3,
|
|
PWRAP_DVFS_ADR4,
|
|
PWRAP_DVFS_WDATA4,
|
|
PWRAP_DVFS_ADR5,
|
|
PWRAP_DVFS_WDATA5,
|
|
PWRAP_DVFS_ADR6,
|
|
PWRAP_DVFS_WDATA6,
|
|
PWRAP_DVFS_ADR7,
|
|
PWRAP_DVFS_WDATA7,
|
|
PWRAP_SPMINF_STA,
|
|
PWRAP_CIPHER_EN,
|
|
|
|
/* MT3967/MT67xx only regs */
|
|
PWRAP_CSLEXT_WRITE,
|
|
PWRAP_CSLEXT_READ,
|
|
PWRAP_STAUPD_CTRL,
|
|
PWRAP_EXT_CK_WRITE,
|
|
PWRAP_INT0_FLG_RAW,
|
|
PWRAP_INT0_FLG,
|
|
PWRAP_INT0_CLR,
|
|
PWRAP_INT1_EN,
|
|
PWRAP_INT1_FLG_RAW,
|
|
PWRAP_INT1_FLG,
|
|
PWRAP_INT1_CLR,
|
|
PWRAP_EINT_STA0_ADR,
|
|
PWRAP_EINT_STA1_ADR,
|
|
PWRAP_EINT_STA,
|
|
PWRAP_EINT_CLR,
|
|
PWRAP_HPRIO_ARB_EN,
|
|
PWRAP_DCXO_CONN_ADR0,
|
|
PWRAP_DCXO_CONN_WDATA0,
|
|
PWRAP_DCXO_CONN_ADR1,
|
|
PWRAP_DCXO_CONN_WDATA1,
|
|
PWRAP_SPMINF_STA_1,
|
|
PWRAP_SPMINF_BACKUP_STA,
|
|
PWRAP_SCPINF_STA,
|
|
PWRAP_CONNINF_STA_0,
|
|
PWRAP_CONNINF_STA_1,
|
|
PWRAP_MCU_PMINF_STA_0,
|
|
PWRAP_MCU_PMINF_STA_1,
|
|
PWRAP_GPSINF_0_STA,
|
|
PWRAP_GPSINF_1_STA,
|
|
PWRAP_MD_ADCINF_0_STA_0,
|
|
PWRAP_MD_ADCINF_0_STA_1,
|
|
PWRAP_MD_ADCINF_1_STA_0,
|
|
PWRAP_MD_ADCINF_1_STA_1,
|
|
PWRAP_PRIORITY_USER_SEL_0,
|
|
PWRAP_PRIORITY_USER_SEL_1,
|
|
PWRAP_ARBITER_OUT_SEL_0,
|
|
PWRAP_ARBITER_OUT_SEL_1,
|
|
PWRAP_STARV_COUNTER_0,
|
|
PWRAP_STARV_COUNTER_1,
|
|
PWRAP_STARV_COUNTER_2,
|
|
PWRAP_STARV_COUNTER_3,
|
|
PWRAP_STARV_COUNTER_4,
|
|
PWRAP_STARV_COUNTER_5,
|
|
PWRAP_STARV_COUNTER_6,
|
|
PWRAP_STARV_COUNTER_7,
|
|
PWRAP_STARV_COUNTER_8,
|
|
PWRAP_STARV_COUNTER_9,
|
|
PWRAP_STARV_COUNTER_10,
|
|
PWRAP_STARV_COUNTER_11,
|
|
PWRAP_STARV_COUNTER_12,
|
|
PWRAP_STARV_COUNTER_13,
|
|
PWRAP_MONITOR_CTRL_0,
|
|
PWRAP_MONITOR_CTRL_1,
|
|
PWRAP_MONITOR_CTRL_2,
|
|
PWRAP_MONITOR_CTRL_3,
|
|
PWRAP_CHANNEL_SEQUENCE_0,
|
|
PWRAP_CHANNEL_SEQUENCE_1,
|
|
PWRAP_CHANNEL_SEQUENCE_2,
|
|
PWRAP_CHANNEL_SEQUENCE_3,
|
|
PWRAP_CMD_SEQUENCE_0,
|
|
PWRAP_CMD_SEQUENCE_1,
|
|
PWRAP_CMD_SEQUENCE_2,
|
|
PWRAP_CMD_SEQUENCE_3,
|
|
PWRAP_CMD_SEQUENCE_4,
|
|
PWRAP_CMD_SEQUENCE_5,
|
|
PWRAP_CMD_SEQUENCE_6,
|
|
PWRAP_CMD_SEQUENCE_7,
|
|
PWRAP_WDATA_SEQUENCE_0,
|
|
PWRAP_WDATA_SEQUENCE_1,
|
|
PWRAP_WDATA_SEQUENCE_2,
|
|
PWRAP_WDATA_SEQUENCE_3,
|
|
PWRAP_WDATA_SEQUENCE_4,
|
|
PWRAP_WDATA_SEQUENCE_5,
|
|
PWRAP_WDATA_SEQUENCE_6,
|
|
PWRAP_WDATA_SEQUENCE_7,
|
|
|
|
/* MT6768/MT6785 only regs */
|
|
PWRAP_TIMER_CTRL,
|
|
PWRAP_WDT_CTRL,
|
|
PWRAP_WDT_SRC_EN_1,
|
|
PWRAP_WDT_FLG_1,
|
|
PWRAP_SRCLKEN_RCINF_STA_0,
|
|
PWRAP_SRCLKEN_RCINF_STA_1,
|
|
PWRAP_STARV_COUNTER_14,
|
|
PWRAP_STARV_COUNTER_15,
|
|
PWRAP_STARV_COUNTER_16,
|
|
PWRAP_MONITOR_CTRL,
|
|
PWRAP_MONITOR_TARGET_CHANNEL_0,
|
|
PWRAP_MONITOR_TARGET_WRITE,
|
|
PWRAP_MONITOR_TARGET_ADR_0,
|
|
PWRAP_MONITOR_TARGET_WDATA_0,
|
|
PWRAP_CHANNEL_SEQUENCE_4,
|
|
PWRAP_CHANNEL_SEQUENCE_5,
|
|
PWRAP_CHANNEL_SEQUENCE_6,
|
|
PWRAP_CHANNEL_SEQUENCE_7,
|
|
PWRAP_ADR_SEQUENCE_0,
|
|
PWRAP_ADR_SEQUENCE_1,
|
|
PWRAP_ADR_SEQUENCE_2,
|
|
PWRAP_ADR_SEQUENCE_3,
|
|
PWRAP_ADR_SEQUENCE_4,
|
|
PWRAP_ADR_SEQUENCE_5,
|
|
PWRAP_ADR_SEQUENCE_6,
|
|
PWRAP_ADR_SEQUENCE_7,
|
|
PWRAP_ADR_SEQUENCE_8,
|
|
PWRAP_ADR_SEQUENCE_9,
|
|
PWRAP_ADR_SEQUENCE_10,
|
|
PWRAP_ADR_SEQUENCE_11,
|
|
PWRAP_ADR_SEQUENCE_12,
|
|
PWRAP_ADR_SEQUENCE_13,
|
|
PWRAP_ADR_SEQUENCE_14,
|
|
PWRAP_ADR_SEQUENCE_15,
|
|
PWRAP_WDATA_SEQUENCE_8,
|
|
PWRAP_WDATA_SEQUENCE_9,
|
|
PWRAP_WDATA_SEQUENCE_10,
|
|
PWRAP_WDATA_SEQUENCE_11,
|
|
PWRAP_WDATA_SEQUENCE_12,
|
|
PWRAP_WDATA_SEQUENCE_13,
|
|
PWRAP_WDATA_SEQUENCE_14,
|
|
PWRAP_WDATA_SEQUENCE_15,
|
|
|
|
/* MT6768/MT6785 MPU regs */
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_0,
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_1,
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_2,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2,
|
|
PWRAP_MPU_PWRAP_ACC_VIO_INFO_0,
|
|
PWRAP_MPU_PWRAP_ACC_VIO_INFO_1,
|
|
|
|
/* MT6885 only regs */
|
|
PMIF_SPI_PMIF_INIT_DONE,
|
|
PMIF_SPI_PMIF_TIMER_CTRL,
|
|
PMIF_SPI_PMIF_CRC_CTRL,
|
|
PMIF_SPI_PMIF_STAUPD_CTRL,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_3,
|
|
PMIF_SPI_PMIF_IRQ_FLAG_3,
|
|
PMIF_SPI_PMIF_IRQ_CLR_3,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_4,
|
|
PMIF_SPI_PMIF_IRQ_FLAG_4,
|
|
PMIF_SPI_PMIF_IRQ_CLR_4,
|
|
PMIF_SPI_PMIF_SWINF_2_STA,
|
|
PMIF_SPI_PMIF_SWINF_2_ACC,
|
|
PMIF_SPI_PMIF_SWINF_2_RDATA_31_0,
|
|
PMIF_SPI_PMIF_SWINF_2_RDATA_63_32,
|
|
PMIF_SPI_PMIF_SWINF_2_RDATA_95_64,
|
|
PMIF_SPI_PMIF_SWINF_2_RDATA_127_96,
|
|
PMIF_SPI_PMIF_SWINF_2_WDATA_31_0,
|
|
PMIF_SPI_PMIF_SWINF_2_WDATA_63_32,
|
|
PMIF_SPI_PMIF_SWINF_2_WDATA_95_64,
|
|
PMIF_SPI_PMIF_SWINF_2_WDATA_127_96,
|
|
PMIF_SPI_PMIF_SWINF_2_VLD_CLR,
|
|
PMIF_SPI_PMIF_MONITOR_CTRL,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WRITE,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6,
|
|
PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7,
|
|
PMIF_SPI_PMIF_MONITOR_STA,
|
|
PMIF_SPI_PMIF_MONITOR_RECORD_0_0,
|
|
PMIF_SPI_PMIF_MONITOR_RECORD_0_1,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2,
|
|
/* MT6853 */
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_0,
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_1,
|
|
/* MT6833/MT6877*/
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_2,
|
|
/* Others */
|
|
PMICSPI_MST_SPIWRAP_EN,
|
|
|
|
/* MT8167 only regs */
|
|
PWRAP_SW_RST,
|
|
};
|
|
|
|
static int mt2701_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_SIDLY] = 0xc,
|
|
[PWRAP_RDDMY] = 0x18,
|
|
[PWRAP_SI_CK_CON] = 0x1c,
|
|
[PWRAP_CSHEXT_WRITE] = 0x20,
|
|
[PWRAP_CSHEXT_READ] = 0x24,
|
|
[PWRAP_CSLEXT_START] = 0x28,
|
|
[PWRAP_CSLEXT_END] = 0x2c,
|
|
[PWRAP_STAUPD_PRD] = 0x30,
|
|
[PWRAP_STAUPD_GRPEN] = 0x34,
|
|
[PWRAP_STAUPD_MAN_TRIG] = 0x38,
|
|
[PWRAP_STAUPD_STA] = 0x3c,
|
|
[PWRAP_WRAP_STA] = 0x44,
|
|
[PWRAP_HARB_INIT] = 0x48,
|
|
[PWRAP_HARB_HPRIO] = 0x4c,
|
|
[PWRAP_HIPRIO_ARB_EN] = 0x50,
|
|
[PWRAP_HARB_STA0] = 0x54,
|
|
[PWRAP_HARB_STA1] = 0x58,
|
|
[PWRAP_MAN_EN] = 0x5c,
|
|
[PWRAP_MAN_CMD] = 0x60,
|
|
[PWRAP_MAN_RDATA] = 0x64,
|
|
[PWRAP_MAN_VLDCLR] = 0x68,
|
|
[PWRAP_WACS0_EN] = 0x6c,
|
|
[PWRAP_INIT_DONE0] = 0x70,
|
|
[PWRAP_WACS0_CMD] = 0x74,
|
|
[PWRAP_WACS0_RDATA] = 0x78,
|
|
[PWRAP_WACS0_VLDCLR] = 0x7c,
|
|
[PWRAP_WACS1_EN] = 0x80,
|
|
[PWRAP_INIT_DONE1] = 0x84,
|
|
[PWRAP_WACS1_CMD] = 0x88,
|
|
[PWRAP_WACS1_RDATA] = 0x8c,
|
|
[PWRAP_WACS1_VLDCLR] = 0x90,
|
|
[PWRAP_WACS2_EN] = 0x94,
|
|
[PWRAP_INIT_DONE2] = 0x98,
|
|
[PWRAP_WACS2_CMD] = 0x9c,
|
|
[PWRAP_WACS2_RDATA] = 0xa0,
|
|
[PWRAP_WACS2_VLDCLR] = 0xa4,
|
|
[PWRAP_INT_EN] = 0xa8,
|
|
[PWRAP_INT_FLG_RAW] = 0xac,
|
|
[PWRAP_INT_FLG] = 0xb0,
|
|
[PWRAP_INT_CLR] = 0xb4,
|
|
[PWRAP_SIG_ADR] = 0xb8,
|
|
[PWRAP_SIG_MODE] = 0xbc,
|
|
[PWRAP_SIG_VALUE] = 0xc0,
|
|
[PWRAP_SIG_ERRVAL] = 0xc4,
|
|
[PWRAP_CRC_EN] = 0xc8,
|
|
[PWRAP_TIMER_EN] = 0xcc,
|
|
[PWRAP_TIMER_STA] = 0xd0,
|
|
[PWRAP_WDT_UNIT] = 0xd4,
|
|
[PWRAP_WDT_SRC_EN] = 0xd8,
|
|
[PWRAP_WDT_FLG] = 0xdc,
|
|
[PWRAP_DEBUG_INT_SEL] = 0xe0,
|
|
[PWRAP_DVFS_ADR0] = 0xe4,
|
|
[PWRAP_DVFS_WDATA0] = 0xe8,
|
|
[PWRAP_DVFS_ADR1] = 0xec,
|
|
[PWRAP_DVFS_WDATA1] = 0xf0,
|
|
[PWRAP_DVFS_ADR2] = 0xf4,
|
|
[PWRAP_DVFS_WDATA2] = 0xf8,
|
|
[PWRAP_DVFS_ADR3] = 0xfc,
|
|
[PWRAP_DVFS_WDATA3] = 0x100,
|
|
[PWRAP_DVFS_ADR4] = 0x104,
|
|
[PWRAP_DVFS_WDATA4] = 0x108,
|
|
[PWRAP_DVFS_ADR5] = 0x10c,
|
|
[PWRAP_DVFS_WDATA5] = 0x110,
|
|
[PWRAP_DVFS_ADR6] = 0x114,
|
|
[PWRAP_DVFS_WDATA6] = 0x118,
|
|
[PWRAP_DVFS_ADR7] = 0x11c,
|
|
[PWRAP_DVFS_WDATA7] = 0x120,
|
|
[PWRAP_CIPHER_KEY_SEL] = 0x124,
|
|
[PWRAP_CIPHER_IV_SEL] = 0x128,
|
|
[PWRAP_CIPHER_EN] = 0x12c,
|
|
[PWRAP_CIPHER_RDY] = 0x130,
|
|
[PWRAP_CIPHER_MODE] = 0x134,
|
|
[PWRAP_CIPHER_SWRST] = 0x138,
|
|
[PWRAP_DCM_EN] = 0x13c,
|
|
[PWRAP_DCM_DBC_PRD] = 0x140,
|
|
[PWRAP_ADC_CMD_ADDR] = 0x144,
|
|
[PWRAP_PWRAP_ADC_CMD] = 0x148,
|
|
[PWRAP_ADC_RDY_ADDR] = 0x14c,
|
|
[PWRAP_ADC_RDATA_ADDR1] = 0x150,
|
|
[PWRAP_ADC_RDATA_ADDR2] = 0x154,
|
|
};
|
|
|
|
static int mt6739_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_INIT_DONE2] = 0xa0,
|
|
[PWRAP_INT_EN] = 0xB4,
|
|
[PWRAP_INT0_FLG_RAW] = 0xB8,
|
|
[PWRAP_INT0_FLG] = 0xBC,
|
|
[PWRAP_INT0_CLR] = 0xC0,
|
|
[PWRAP_INT1_EN] = 0xC4,
|
|
[PWRAP_INT1_FLG_RAW] = 0xC8,
|
|
[PWRAP_INT1_FLG] = 0xCC,
|
|
[PWRAP_INT1_CLR] = 0xD0,
|
|
[PWRAP_TIMER_EN] = 0xE8,
|
|
[PWRAP_WDT_UNIT] = 0xF0,
|
|
[PWRAP_WDT_SRC_EN] = 0xF4,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x18C,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x190,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x198,
|
|
[PWRAP_SPMINF_STA] = 0x1AC,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B0,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1B4,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1B8,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_DCM_EN] = 0x1DC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1E0,
|
|
[PWRAP_GPSINF_0_STA] = 0x1F4,
|
|
[PWRAP_GPSINF_1_STA] = 0x1F8,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x288,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x28C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x290,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x294,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2A8,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2AC,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2BC,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2C0,
|
|
[PWRAP_MONITOR_CTRL_0] = 0x360,
|
|
[PWRAP_MONITOR_CTRL_1] = 0x364,
|
|
[PWRAP_MONITOR_CTRL_2] = 0x368,
|
|
[PWRAP_MONITOR_CTRL_3] = 0x36C,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x370,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x374,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x378,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x37C,
|
|
[PWRAP_CMD_SEQUENCE_0] = 0x380,
|
|
[PWRAP_CMD_SEQUENCE_1] = 0x384,
|
|
[PWRAP_CMD_SEQUENCE_2] = 0x388,
|
|
[PWRAP_CMD_SEQUENCE_3] = 0x38C,
|
|
[PWRAP_CMD_SEQUENCE_4] = 0x390,
|
|
[PWRAP_CMD_SEQUENCE_5] = 0x394,
|
|
[PWRAP_CMD_SEQUENCE_6] = 0x398,
|
|
[PWRAP_CMD_SEQUENCE_7] = 0x39C,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x3A0,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x3A4,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x3A8,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x3AC,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x3B0,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x3B4,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x3B8,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x3BC,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
};
|
|
|
|
static int mt6765_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_INIT_DONE2] = 0xa0,
|
|
[PWRAP_INT_EN] = 0xB4,
|
|
[PWRAP_INT0_FLG_RAW] = 0xB8,
|
|
[PWRAP_INT0_FLG] = 0xBC,
|
|
[PWRAP_INT0_CLR] = 0xC0,
|
|
[PWRAP_INT1_EN] = 0xC4,
|
|
[PWRAP_INT1_FLG_RAW] = 0xC8,
|
|
[PWRAP_INT1_FLG] = 0xCC,
|
|
[PWRAP_INT1_CLR] = 0xD0,
|
|
[PWRAP_TIMER_EN] = 0xE8,
|
|
[PWRAP_WDT_UNIT] = 0xF0,
|
|
[PWRAP_WDT_SRC_EN] = 0xF4,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x18C,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x190,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x198,
|
|
[PWRAP_SPMINF_STA] = 0x1AC,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B0,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1B4,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1B8,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_DCM_EN] = 0x1DC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1E0,
|
|
[PWRAP_GPSINF_0_STA] = 0x1F4,
|
|
[PWRAP_GPSINF_1_STA] = 0x1F8,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x288,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x28C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x290,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x294,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2A8,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2AC,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2BC,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2C0,
|
|
[PWRAP_MONITOR_CTRL_0] = 0x364,
|
|
[PWRAP_MONITOR_CTRL_1] = 0x368,
|
|
[PWRAP_MONITOR_CTRL_2] = 0x36C,
|
|
[PWRAP_MONITOR_CTRL_3] = 0x370,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x374,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x378,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x37C,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x380,
|
|
[PWRAP_CMD_SEQUENCE_0] = 0x384,
|
|
[PWRAP_CMD_SEQUENCE_1] = 0x388,
|
|
[PWRAP_CMD_SEQUENCE_2] = 0x38C,
|
|
[PWRAP_CMD_SEQUENCE_3] = 0x390,
|
|
[PWRAP_CMD_SEQUENCE_4] = 0x394,
|
|
[PWRAP_CMD_SEQUENCE_5] = 0x398,
|
|
[PWRAP_CMD_SEQUENCE_6] = 0x39C,
|
|
[PWRAP_CMD_SEQUENCE_7] = 0x3A0,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x3A4,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x3A8,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x3AC,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x3B0,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x3B4,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x3B8,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x3BC,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x3C0,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
};
|
|
|
|
static int mt6768_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS1_EN] = 0x94,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_WACS3_EN] = 0xA4,
|
|
[PWRAP_INIT_DONE0] = 0x90,
|
|
[PWRAP_INIT_DONE1] = 0x98,
|
|
[PWRAP_INIT_DONE2] = 0xA0,
|
|
[PWRAP_INIT_DONE3] = 0xA8,
|
|
[PWRAP_INT_EN] = 0xBC,
|
|
[PWRAP_INT0_FLG_RAW] = 0xC0,
|
|
[PWRAP_INT0_FLG] = 0xC4,
|
|
[PWRAP_INT0_CLR] = 0xC8,
|
|
[PWRAP_INT1_EN] = 0xCC,
|
|
[PWRAP_INT1_FLG_RAW] = 0xD0,
|
|
[PWRAP_INT1_FLG] = 0xD4,
|
|
[PWRAP_INT1_CLR] = 0xD8,
|
|
[PWRAP_TIMER_CTRL] = 0xF0,
|
|
[PWRAP_WDT_CTRL] = 0xF8,
|
|
[PWRAP_WDT_SRC_EN] = 0xFC,
|
|
[PWRAP_WDT_SRC_EN_1] = 0x100,
|
|
[PWRAP_WDT_FLG] = 0x104,
|
|
[PWRAP_WDT_FLG_1] = 0x108,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x198,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x19C,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x1A0,
|
|
[PWRAP_SPMINF_STA] = 0x1B4,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B8,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_SRCLKEN_RCINF_STA_0] = 0x1C4,
|
|
[PWRAP_SRCLKEN_RCINF_STA_1] = 0x1C8,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1CC,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1D0,
|
|
[PWRAP_DCM_EN] = 0x1EC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1F0,
|
|
[PWRAP_GPSINF_0_STA] = 0x204,
|
|
[PWRAP_GPSINF_1_STA] = 0x208,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x298,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x29C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x2A0,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x2A4,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2C0,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2C4,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2D4,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2D8,
|
|
[PWRAP_MONITOR_CTRL] = 0x37C,
|
|
[PWRAP_MONITOR_TARGET_CHANNEL_0] = 0x380,
|
|
[PWRAP_MONITOR_TARGET_WRITE] = 0x3A0,
|
|
[PWRAP_MONITOR_TARGET_ADR_0] = 0x3A4,
|
|
[PWRAP_MONITOR_TARGET_WDATA_0] = 0x3C4,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x3E4,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x3E8,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x3EC,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x3F0,
|
|
[PWRAP_CHANNEL_SEQUENCE_4] = 0x3F4,
|
|
[PWRAP_CHANNEL_SEQUENCE_5] = 0x3F8,
|
|
[PWRAP_CHANNEL_SEQUENCE_6] = 0x3FC,
|
|
[PWRAP_CHANNEL_SEQUENCE_7] = 0x400,
|
|
[PWRAP_ADR_SEQUENCE_0] = 0x408,
|
|
[PWRAP_ADR_SEQUENCE_1] = 0x40C,
|
|
[PWRAP_ADR_SEQUENCE_2] = 0x410,
|
|
[PWRAP_ADR_SEQUENCE_3] = 0x414,
|
|
[PWRAP_ADR_SEQUENCE_4] = 0x418,
|
|
[PWRAP_ADR_SEQUENCE_5] = 0x41C,
|
|
[PWRAP_ADR_SEQUENCE_6] = 0x420,
|
|
[PWRAP_ADR_SEQUENCE_7] = 0x424,
|
|
[PWRAP_ADR_SEQUENCE_8] = 0x428,
|
|
[PWRAP_ADR_SEQUENCE_9] = 0x42C,
|
|
[PWRAP_ADR_SEQUENCE_10] = 0x430,
|
|
[PWRAP_ADR_SEQUENCE_11] = 0x434,
|
|
[PWRAP_ADR_SEQUENCE_12] = 0x438,
|
|
[PWRAP_ADR_SEQUENCE_13] = 0x43C,
|
|
[PWRAP_ADR_SEQUENCE_14] = 0x440,
|
|
[PWRAP_ADR_SEQUENCE_15] = 0x444,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x448,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x44C,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x450,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x454,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x458,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x45C,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x460,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x464,
|
|
[PWRAP_WDATA_SEQUENCE_8] = 0x468,
|
|
[PWRAP_WDATA_SEQUENCE_9] = 0x46C,
|
|
[PWRAP_WDATA_SEQUENCE_10] = 0x470,
|
|
[PWRAP_WDATA_SEQUENCE_11] = 0x474,
|
|
[PWRAP_WDATA_SEQUENCE_12] = 0x478,
|
|
[PWRAP_WDATA_SEQUENCE_13] = 0x47C,
|
|
[PWRAP_WDATA_SEQUENCE_14] = 0x480,
|
|
[PWRAP_WDATA_SEQUENCE_15] = 0x484,
|
|
[PWRAP_WACS0_CMD] = 0xC00,
|
|
[PWRAP_WACS0_RDATA] = 0xC04,
|
|
[PWRAP_WACS0_VLDCLR] = 0xC08,
|
|
[PWRAP_WACS1_CMD] = 0xC10,
|
|
[PWRAP_WACS1_RDATA] = 0xC14,
|
|
[PWRAP_WACS1_VLDCLR] = 0xC18,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
[PWRAP_WACS3_CMD] = 0xC30,
|
|
[PWRAP_WACS3_RDATA] = 0xC34,
|
|
[PWRAP_WACS3_VLDCLR] = 0xC38,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_0] = 0xF44,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_1] = 0xF48,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_2] = 0xF4C,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0] = 0xF50,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1] = 0xF54,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2] = 0xF58,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_0] = 0xF5C,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_1] = 0xF60,
|
|
};
|
|
|
|
static int mt6771_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x14,
|
|
[PWRAP_CSHEXT_WRITE] = 0x18,
|
|
[PWRAP_CSHEXT_READ] = 0x1C,
|
|
[PWRAP_CSLEXT_WRITE] = 0x20,
|
|
[PWRAP_CSLEXT_READ] = 0x24,
|
|
[PWRAP_EXT_CK_WRITE] = 0x28,
|
|
[PWRAP_STAUPD_CTRL] = 0x30,
|
|
[PWRAP_STAUPD_GRPEN] = 0x34,
|
|
[PWRAP_EINT_STA0_ADR] = 0x38,
|
|
[PWRAP_EINT_STA1_ADR] = 0x3C,
|
|
[PWRAP_EINT_STA] = 0x40,
|
|
[PWRAP_EINT_CLR] = 0x44,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x60,
|
|
[PWRAP_MAN_EN] = 0x70,
|
|
[PWRAP_MAN_CMD] = 0x74,
|
|
[PWRAP_WACS0_EN] = 0x80,
|
|
[PWRAP_WACS2_EN] = 0x90,
|
|
[PWRAP_INIT_DONE2] = 0x94,
|
|
[PWRAP_INT_EN] = 0xB4,
|
|
[PWRAP_INT0_FLG_RAW] = 0xB4,
|
|
[PWRAP_INT0_FLG] = 0xB8,
|
|
[PWRAP_INT0_CLR] = 0xBC,
|
|
[PWRAP_INT1_EN] = 0xC0,
|
|
[PWRAP_INT1_FLG_RAW] = 0xC4,
|
|
[PWRAP_INT1_FLG] = 0xC8,
|
|
[PWRAP_INT1_CLR] = 0xCC,
|
|
[PWRAP_TIMER_EN] = 0xE4,
|
|
[PWRAP_WDT_UNIT] = 0xEC,
|
|
[PWRAP_WDT_SRC_EN] = 0xF4,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x188,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x18C,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x190,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x194,
|
|
[PWRAP_SPMINF_STA] = 0x1AC,
|
|
[PWRAP_SPMINF_STA_1] = 0x1AC,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1B0,
|
|
[PWRAP_SCPINF_STA] = 0x1B4,
|
|
[PWRAP_CONNINF_STA_0] = 0x1BC,
|
|
[PWRAP_CONNINF_STA_1] = 0x1C0,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1C4,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1C8,
|
|
[PWRAP_DCM_EN] = 0x1D0,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1D8,
|
|
[PWRAP_GPSINF_0_STA] = 0x1EC,
|
|
[PWRAP_GPSINF_1_STA] = 0x1F0,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x280,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x284,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x288,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x28C,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x29C,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2A0,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2B0,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2B4,
|
|
[PWRAP_MONITOR_CTRL_0] = 0x354,
|
|
[PWRAP_MONITOR_CTRL_1] = 0x358,
|
|
[PWRAP_MONITOR_CTRL_2] = 0x35C,
|
|
[PWRAP_MONITOR_CTRL_3] = 0x360,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x364,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x368,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x36C,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x370,
|
|
[PWRAP_CMD_SEQUENCE_0] = 0x374,
|
|
[PWRAP_CMD_SEQUENCE_1] = 0x378,
|
|
[PWRAP_CMD_SEQUENCE_2] = 0x37C,
|
|
[PWRAP_CMD_SEQUENCE_3] = 0x380,
|
|
[PWRAP_CMD_SEQUENCE_4] = 0x384,
|
|
[PWRAP_CMD_SEQUENCE_5] = 0x388,
|
|
[PWRAP_CMD_SEQUENCE_6] = 0x38C,
|
|
[PWRAP_CMD_SEQUENCE_7] = 0x390,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x394,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x398,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x39C,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x3A0,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x3A4,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x3A8,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x3AC,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x3B0,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_0] = 0xF60,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_1] = 0xF64,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_2] = 0xF68,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0] = 0xF6C,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1] = 0xF70,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2] = 0xF74,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_0] = 0xF78,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_1] = 0xF7C,
|
|
};
|
|
|
|
static int mt6781_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS1_EN] = 0x94,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_WACS3_EN] = 0xA4,
|
|
[PWRAP_INIT_DONE0] = 0x90,
|
|
[PWRAP_INIT_DONE1] = 0x98,
|
|
[PWRAP_INIT_DONE2] = 0xA0,
|
|
[PWRAP_INIT_DONE3] = 0xA8,
|
|
[PWRAP_INT_EN] = 0xBC,
|
|
[PWRAP_INT0_FLG_RAW] = 0xC0,
|
|
[PWRAP_INT0_FLG] = 0xC4,
|
|
[PWRAP_INT0_CLR] = 0xC8,
|
|
[PWRAP_INT1_EN] = 0xCC,
|
|
[PWRAP_INT1_FLG_RAW] = 0xD0,
|
|
[PWRAP_INT1_FLG] = 0xD4,
|
|
[PWRAP_INT1_CLR] = 0xD8,
|
|
[PWRAP_TIMER_CTRL] = 0xF0,
|
|
[PWRAP_WDT_CTRL] = 0xF8,
|
|
[PWRAP_WDT_SRC_EN] = 0xFC,
|
|
[PWRAP_WDT_SRC_EN_1] = 0x100,
|
|
[PWRAP_WDT_FLG] = 0x104,
|
|
[PWRAP_WDT_FLG_1] = 0x108,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x198,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x19C,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x1A0,
|
|
[PWRAP_SPMINF_STA] = 0x1B4,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B8,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_SRCLKEN_RCINF_STA_0] = 0x1C4,
|
|
[PWRAP_SRCLKEN_RCINF_STA_1] = 0x1C8,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1CC,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1D0,
|
|
[PWRAP_DCM_EN] = 0x1EC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1F0,
|
|
[PWRAP_GPSINF_0_STA] = 0x204,
|
|
[PWRAP_GPSINF_1_STA] = 0x208,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x298,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x29C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x2A0,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x2A4,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2C0,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2C4,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2D4,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2D8,
|
|
[PWRAP_MONITOR_CTRL] = 0x37C,
|
|
[PWRAP_MONITOR_TARGET_CHANNEL_0] = 0x380,
|
|
[PWRAP_MONITOR_TARGET_WRITE] = 0x3A0,
|
|
[PWRAP_MONITOR_TARGET_ADR_0] = 0x3A4,
|
|
[PWRAP_MONITOR_TARGET_WDATA_0] = 0x3C4,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x3E4,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x3E8,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x3EC,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x3F0,
|
|
[PWRAP_CHANNEL_SEQUENCE_4] = 0x3F4,
|
|
[PWRAP_CHANNEL_SEQUENCE_5] = 0x3F8,
|
|
[PWRAP_CHANNEL_SEQUENCE_6] = 0x3FC,
|
|
[PWRAP_CHANNEL_SEQUENCE_7] = 0x400,
|
|
[PWRAP_ADR_SEQUENCE_0] = 0x408,
|
|
[PWRAP_ADR_SEQUENCE_1] = 0x40C,
|
|
[PWRAP_ADR_SEQUENCE_2] = 0x410,
|
|
[PWRAP_ADR_SEQUENCE_3] = 0x414,
|
|
[PWRAP_ADR_SEQUENCE_4] = 0x418,
|
|
[PWRAP_ADR_SEQUENCE_5] = 0x41C,
|
|
[PWRAP_ADR_SEQUENCE_6] = 0x420,
|
|
[PWRAP_ADR_SEQUENCE_7] = 0x424,
|
|
[PWRAP_ADR_SEQUENCE_8] = 0x428,
|
|
[PWRAP_ADR_SEQUENCE_9] = 0x42C,
|
|
[PWRAP_ADR_SEQUENCE_10] = 0x430,
|
|
[PWRAP_ADR_SEQUENCE_11] = 0x434,
|
|
[PWRAP_ADR_SEQUENCE_12] = 0x438,
|
|
[PWRAP_ADR_SEQUENCE_13] = 0x43C,
|
|
[PWRAP_ADR_SEQUENCE_14] = 0x440,
|
|
[PWRAP_ADR_SEQUENCE_15] = 0x444,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x448,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x44C,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x450,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x454,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x458,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x45C,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x460,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x464,
|
|
[PWRAP_WDATA_SEQUENCE_8] = 0x468,
|
|
[PWRAP_WDATA_SEQUENCE_9] = 0x46C,
|
|
[PWRAP_WDATA_SEQUENCE_10] = 0x470,
|
|
[PWRAP_WDATA_SEQUENCE_11] = 0x474,
|
|
[PWRAP_WDATA_SEQUENCE_12] = 0x478,
|
|
[PWRAP_WDATA_SEQUENCE_13] = 0x47C,
|
|
[PWRAP_WDATA_SEQUENCE_14] = 0x480,
|
|
[PWRAP_WDATA_SEQUENCE_15] = 0x484,
|
|
[PWRAP_WACS0_CMD] = 0xC00,
|
|
[PWRAP_WACS0_RDATA] = 0xC04,
|
|
[PWRAP_WACS0_VLDCLR] = 0xC08,
|
|
[PWRAP_WACS1_CMD] = 0xC10,
|
|
[PWRAP_WACS1_RDATA] = 0xC14,
|
|
[PWRAP_WACS1_VLDCLR] = 0xC18,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
[PWRAP_WACS3_CMD] = 0xC30,
|
|
[PWRAP_WACS3_RDATA] = 0xC34,
|
|
[PWRAP_WACS3_VLDCLR] = 0xC38,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_0] = 0xF44,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_1] = 0xF48,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_2] = 0xF4C,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0] = 0xF50,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1] = 0xF54,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2] = 0xF58,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_0] = 0xF5C,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_1] = 0xF60,
|
|
};
|
|
|
|
static int mt6785_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS1_EN] = 0x94,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_WACS3_EN] = 0xA4,
|
|
[PWRAP_INIT_DONE0] = 0x90,
|
|
[PWRAP_INIT_DONE1] = 0x98,
|
|
[PWRAP_INIT_DONE2] = 0xA0,
|
|
[PWRAP_INIT_DONE3] = 0xA8,
|
|
[PWRAP_INT_EN] = 0xBC,
|
|
[PWRAP_INT0_FLG_RAW] = 0xC0,
|
|
[PWRAP_INT0_FLG] = 0xC4,
|
|
[PWRAP_INT0_CLR] = 0xC8,
|
|
[PWRAP_INT1_EN] = 0xCC,
|
|
[PWRAP_INT1_FLG_RAW] = 0xD0,
|
|
[PWRAP_INT1_FLG] = 0xD4,
|
|
[PWRAP_INT1_CLR] = 0xD8,
|
|
[PWRAP_TIMER_CTRL] = 0xF0,
|
|
[PWRAP_WDT_CTRL] = 0xF8,
|
|
[PWRAP_WDT_SRC_EN] = 0xFC,
|
|
[PWRAP_WDT_SRC_EN_1] = 0x100,
|
|
[PWRAP_WDT_FLG] = 0x104,
|
|
[PWRAP_WDT_FLG_1] = 0x108,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x198,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x19C,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x1A0,
|
|
[PWRAP_SPMINF_STA] = 0x1B4,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B8,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_SRCLKEN_RCINF_STA_0] = 0x1C4,
|
|
[PWRAP_SRCLKEN_RCINF_STA_1] = 0x1C8,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1CC,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1D0,
|
|
[PWRAP_DCM_EN] = 0x1EC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1F0,
|
|
[PWRAP_GPSINF_0_STA] = 0x204,
|
|
[PWRAP_GPSINF_1_STA] = 0x208,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x298,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x29C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x2A0,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x2A4,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2C0,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2C4,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2D4,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2D8,
|
|
[PWRAP_MONITOR_CTRL] = 0x37C,
|
|
[PWRAP_MONITOR_TARGET_CHANNEL_0] = 0x380,
|
|
[PWRAP_MONITOR_TARGET_WRITE] = 0x3A0,
|
|
[PWRAP_MONITOR_TARGET_ADR_0] = 0x3A4,
|
|
[PWRAP_MONITOR_TARGET_WDATA_0] = 0x3C4,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x3E4,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x3E8,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x3EC,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x3F0,
|
|
[PWRAP_CHANNEL_SEQUENCE_4] = 0x3F4,
|
|
[PWRAP_CHANNEL_SEQUENCE_5] = 0x3F8,
|
|
[PWRAP_CHANNEL_SEQUENCE_6] = 0x3FC,
|
|
[PWRAP_CHANNEL_SEQUENCE_7] = 0x400,
|
|
[PWRAP_ADR_SEQUENCE_0] = 0x408,
|
|
[PWRAP_ADR_SEQUENCE_1] = 0x40C,
|
|
[PWRAP_ADR_SEQUENCE_2] = 0x410,
|
|
[PWRAP_ADR_SEQUENCE_3] = 0x414,
|
|
[PWRAP_ADR_SEQUENCE_4] = 0x418,
|
|
[PWRAP_ADR_SEQUENCE_5] = 0x41C,
|
|
[PWRAP_ADR_SEQUENCE_6] = 0x420,
|
|
[PWRAP_ADR_SEQUENCE_7] = 0x424,
|
|
[PWRAP_ADR_SEQUENCE_8] = 0x428,
|
|
[PWRAP_ADR_SEQUENCE_9] = 0x42C,
|
|
[PWRAP_ADR_SEQUENCE_10] = 0x430,
|
|
[PWRAP_ADR_SEQUENCE_11] = 0x434,
|
|
[PWRAP_ADR_SEQUENCE_12] = 0x438,
|
|
[PWRAP_ADR_SEQUENCE_13] = 0x43C,
|
|
[PWRAP_ADR_SEQUENCE_14] = 0x440,
|
|
[PWRAP_ADR_SEQUENCE_15] = 0x444,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x448,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x44C,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x450,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x454,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x458,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x45C,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x460,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x464,
|
|
[PWRAP_WDATA_SEQUENCE_8] = 0x468,
|
|
[PWRAP_WDATA_SEQUENCE_9] = 0x46C,
|
|
[PWRAP_WDATA_SEQUENCE_10] = 0x470,
|
|
[PWRAP_WDATA_SEQUENCE_11] = 0x474,
|
|
[PWRAP_WDATA_SEQUENCE_12] = 0x478,
|
|
[PWRAP_WDATA_SEQUENCE_13] = 0x47C,
|
|
[PWRAP_WDATA_SEQUENCE_14] = 0x480,
|
|
[PWRAP_WDATA_SEQUENCE_15] = 0x484,
|
|
[PWRAP_WACS0_CMD] = 0xC00,
|
|
[PWRAP_WACS0_RDATA] = 0xC04,
|
|
[PWRAP_WACS0_VLDCLR] = 0xC08,
|
|
[PWRAP_WACS1_CMD] = 0xC10,
|
|
[PWRAP_WACS1_RDATA] = 0xC14,
|
|
[PWRAP_WACS1_VLDCLR] = 0xC18,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
[PWRAP_WACS3_CMD] = 0xC30,
|
|
[PWRAP_WACS3_RDATA] = 0xC34,
|
|
[PWRAP_WACS3_VLDCLR] = 0xC38,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_0] = 0xF44,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_1] = 0xF48,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_INFO_2] = 0xF4C,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0] = 0xF50,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1] = 0xF54,
|
|
[PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2] = 0xF58,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_0] = 0xF5C,
|
|
[PWRAP_MPU_PWRAP_ACC_VIO_INFO_1] = 0xF60,
|
|
};
|
|
|
|
static int mt6833_regs[] = {
|
|
[PMIF_SPI_PMIF_INIT_DONE] = 0x0,
|
|
[PMIF_SPI_PMIF_STAUPD_CTRL] = 0x4C,
|
|
[PMIF_SPI_PMIF_CRC_CTRL] = 0x39C,
|
|
[PMIF_SPI_PMIF_TIMER_CTRL] = 0x3E4,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_3] = 0x450,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_3] = 0x458,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_3] = 0x45C,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_4] = 0x460,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_4] = 0x468,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_4] = 0x46C,
|
|
[PMIF_SPI_PMIF_MONITOR_CTRL] = 0x484,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0] = 0x488,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1] = 0x48C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2] = 0x490,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3] = 0x494,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4] = 0x498,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5] = 0x49C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6] = 0x4A0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7] = 0x4A4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WRITE] = 0x4A8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0] = 0x4B4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1] = 0x4B8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2] = 0x4BC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3] = 0x4C0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4] = 0x4C4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5] = 0x4C8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6] = 0x4CC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7] = 0x4D0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0] = 0x4D4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1] = 0x4D8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2] = 0x4DC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3] = 0x4E0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4] = 0x4E4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5] = 0x4E8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6] = 0x4EC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7] = 0x4F0,
|
|
[PMIF_SPI_PMIF_MONITOR_STA] = 0x4F4,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] = 0x4F8,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] = 0x4FC,
|
|
[PMIF_SPI_PMIF_SWINF_2_ACC] = 0x880,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_31_0] = 0x884,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_63_32] = 0x888,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_95_64] = 0x88C,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_127_96] = 0x890,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_31_0] = 0x894,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_63_32] = 0x898,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_95_64] = 0x89C,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_127_96] = 0x8A0,
|
|
[PMIF_SPI_PMIF_SWINF_2_VLD_CLR] = 0x8A4,
|
|
[PMIF_SPI_PMIF_SWINF_2_STA] = 0x8A8,
|
|
[PWRAP_WACS2_RDATA] = 0x8A8,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0] = 0x950,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1] = 0x954,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2] = 0x958,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3] = 0x95C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4] = 0x960,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5] = 0x964,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0] = 0x968,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1] = 0x96C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2] = 0x970,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3] = 0x974,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4] = 0x978,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5] = 0x97C,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0] = 0x980,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1] = 0x984,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2] = 0x988,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_0] = 0x9A4,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_1] = 0x9A8,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_2] = 0x9AC,
|
|
};
|
|
|
|
static int mt6853_regs[] = {
|
|
[PMIF_SPI_PMIF_INIT_DONE] = 0x0,
|
|
[PMIF_SPI_PMIF_STAUPD_CTRL] = 0x4C,
|
|
[PMIF_SPI_PMIF_CRC_CTRL] = 0x39C,
|
|
[PMIF_SPI_PMIF_TIMER_CTRL] = 0x3E4,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_3] = 0x450,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_3] = 0x458,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_3] = 0x45C,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_4] = 0x460,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_4] = 0x464,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_4] = 0x468,
|
|
[PMIF_SPI_PMIF_MONITOR_CTRL] = 0x484,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0] = 0x488,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1] = 0x48C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2] = 0x490,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3] = 0x494,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4] = 0x498,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5] = 0x49C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6] = 0x4A0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7] = 0x4A4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WRITE] = 0x4A8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0] = 0x4B4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1] = 0x4B8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2] = 0x4BC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3] = 0x4C0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4] = 0x4C4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5] = 0x4C8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6] = 0x4CC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7] = 0x4D0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0] = 0x4D4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1] = 0x4D8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2] = 0x4DC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3] = 0x4E0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4] = 0x4E4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5] = 0x4E8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6] = 0x4EC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7] = 0x4F0,
|
|
[PMIF_SPI_PMIF_MONITOR_STA] = 0x4F4,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] = 0x4F8,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] = 0x4FC,
|
|
[PMIF_SPI_PMIF_SWINF_2_ACC] = 0xC80,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_31_0] = 0xC84,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_31_0] = 0xC94,
|
|
[PMIF_SPI_PMIF_SWINF_2_VLD_CLR] = 0xCA4,
|
|
[PMIF_SPI_PMIF_SWINF_2_STA] = 0xCA8,
|
|
[PWRAP_WACS2_RDATA] = 0xCA8,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0] = 0xF50,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1] = 0xF54,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2] = 0xF58,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3] = 0xF5C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4] = 0xF60,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5] = 0xF64,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0] = 0xF68,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1] = 0xF6C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2] = 0xF70,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3] = 0xF74,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4] = 0xF78,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5] = 0xF7C,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0] = 0xF80,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1] = 0xF84,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2] = 0xF88,
|
|
};
|
|
|
|
static int mt6873_regs[] = {
|
|
[PMIF_SPI_PMIF_INIT_DONE] = 0x0,
|
|
[PMIF_SPI_PMIF_STAUPD_CTRL] = 0x4C,
|
|
[PMIF_SPI_PMIF_CRC_CTRL] = 0x398,
|
|
[PMIF_SPI_PMIF_TIMER_CTRL] = 0x3E0,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_3] = 0x448,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_3] = 0x450,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_3] = 0x454,
|
|
[PMIF_SPI_PMIF_MONITOR_CTRL] = 0x47C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0] = 0x480,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1] = 0x484,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2] = 0x488,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3] = 0x48C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4] = 0x490,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5] = 0x494,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6] = 0x498,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7] = 0x49C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WRITE] = 0x4A0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0] = 0x4AC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1] = 0x4B0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2] = 0x4B4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3] = 0x4B8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4] = 0x4BC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5] = 0x4C0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6] = 0x4C4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7] = 0x4C8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0] = 0x4CC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1] = 0x4D0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2] = 0x4D4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3] = 0x4D8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4] = 0x4DC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5] = 0x4E0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6] = 0x4E4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7] = 0x4E8,
|
|
[PMIF_SPI_PMIF_MONITOR_STA] = 0x4EC,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] = 0x4F0,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] = 0x4F4,
|
|
[PMIF_SPI_PMIF_SWINF_2_ACC] = 0xC80,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_31_0] = 0xC84,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_31_0] = 0xC94,
|
|
[PMIF_SPI_PMIF_SWINF_2_VLD_CLR] = 0xCA4,
|
|
[PMIF_SPI_PMIF_SWINF_2_STA] = 0xCA8,
|
|
[PWRAP_WACS2_RDATA] = 0xCA8,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0] = 0xF50,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1] = 0xF54,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2] = 0xF58,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3] = 0xF5C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4] = 0xF60,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5] = 0xF64,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0] = 0xF68,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1] = 0xF6C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2] = 0xF70,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3] = 0xF74,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4] = 0xF78,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5] = 0xF7C,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0] = 0xF80,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1] = 0xF84,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2] = 0xF88,
|
|
};
|
|
|
|
static int mt6877_regs[] = {
|
|
[PMIF_SPI_PMIF_INIT_DONE] = 0x0,
|
|
[PMIF_SPI_PMIF_STAUPD_CTRL] = 0x4C,
|
|
[PMIF_SPI_PMIF_CRC_CTRL] = 0x39C,
|
|
[PMIF_SPI_PMIF_TIMER_CTRL] = 0x3E4,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_3] = 0x450,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_3] = 0x458,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_3] = 0x45C,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_4] = 0x460,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_4] = 0x468,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_4] = 0x46C,
|
|
[PMIF_SPI_PMIF_MONITOR_CTRL] = 0x484,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0] = 0x488,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1] = 0x48C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2] = 0x490,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3] = 0x494,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4] = 0x498,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5] = 0x49C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6] = 0x4A0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7] = 0x4A4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WRITE] = 0x4A8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0] = 0x4B4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1] = 0x4B8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2] = 0x4BC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3] = 0x4C0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4] = 0x4C4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5] = 0x4C8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6] = 0x4CC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7] = 0x4D0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0] = 0x4D4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1] = 0x4D8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2] = 0x4DC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3] = 0x4E0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4] = 0x4E4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5] = 0x4E8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6] = 0x4EC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7] = 0x4F0,
|
|
[PMIF_SPI_PMIF_MONITOR_STA] = 0x4F4,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] = 0x4F8,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] = 0x4FC,
|
|
[PMIF_SPI_PMIF_SWINF_2_ACC] = 0x880,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_31_0] = 0x884,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_63_32] = 0x888,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_95_64] = 0x88C,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_127_96] = 0x890,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_31_0] = 0x894,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_63_32] = 0x898,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_95_64] = 0x89C,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_127_96] = 0x8A0,
|
|
[PMIF_SPI_PMIF_SWINF_2_VLD_CLR] = 0x8A4,
|
|
[PMIF_SPI_PMIF_SWINF_2_STA] = 0x8A8,
|
|
[PWRAP_WACS2_RDATA] = 0x8A8,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0] = 0x950,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1] = 0x954,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2] = 0x958,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3] = 0x95C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4] = 0x960,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5] = 0x964,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0] = 0x968,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1] = 0x96C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2] = 0x970,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3] = 0x974,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4] = 0x978,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5] = 0x97C,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0] = 0x980,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1] = 0x984,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2] = 0x988,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_0] = 0x9A4,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_1] = 0x9A8,
|
|
[PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_2] = 0x9AC,
|
|
};
|
|
|
|
static int mt6885_regs1[] = {
|
|
[PMICSPI_MST_SPIWRAP_EN] = 0x14,
|
|
};
|
|
|
|
static int mt6873_regs1[] = {
|
|
[PMICSPI_MST_SPIWRAP_EN] = 0x14,
|
|
};
|
|
|
|
static int mt6853_regs1[] = {
|
|
[PMICSPI_MST_SPIWRAP_EN] = 0x14,
|
|
};
|
|
|
|
static int mt6833_regs1[] = {
|
|
[PMICSPI_MST_SPIWRAP_EN] = 0x14,
|
|
};
|
|
|
|
static int mt6885_regs[] = {
|
|
[PMIF_SPI_PMIF_INIT_DONE] = 0x0,
|
|
[PMIF_SPI_PMIF_STAUPD_CTRL] = 0x4C,
|
|
[PMIF_SPI_PMIF_CRC_CTRL] = 0x398,
|
|
[PMIF_SPI_PMIF_TIMER_CTRL] = 0x3E0,
|
|
[PMIF_SPI_PMIF_IRQ_EVENT_EN_3] = 0x448,
|
|
[PMIF_SPI_PMIF_IRQ_FLAG_3] = 0x450,
|
|
[PMIF_SPI_PMIF_IRQ_CLR_3] = 0x454,
|
|
[PMIF_SPI_PMIF_MONITOR_CTRL] = 0x47C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0] = 0x480,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1] = 0x484,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2] = 0x488,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3] = 0x48C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4] = 0x490,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5] = 0x494,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6] = 0x498,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7] = 0x49C,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WRITE] = 0x4A0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0] = 0x4A4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1] = 0x4A8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2] = 0x4AC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3] = 0x4B0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4] = 0x4B4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5] = 0x4B8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6] = 0x4BC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7] = 0x4C0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0] = 0x4C4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1] = 0x4C8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2] = 0x4CC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3] = 0x4D0,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4] = 0x4D4,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5] = 0x4D8,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6] = 0x4DC,
|
|
[PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7] = 0x4E0,
|
|
[PMIF_SPI_PMIF_MONITOR_STA] = 0x4E4,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] = 0x4E8,
|
|
[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] = 0x4EC,
|
|
[PMIF_SPI_PMIF_SWINF_2_ACC] = 0xC80,
|
|
[PMIF_SPI_PMIF_SWINF_2_WDATA_31_0] = 0xC84,
|
|
[PMIF_SPI_PMIF_SWINF_2_RDATA_31_0] = 0xC94,
|
|
[PMIF_SPI_PMIF_SWINF_2_VLD_CLR] = 0xCA4,
|
|
[PMIF_SPI_PMIF_SWINF_2_STA] = 0xCA8,
|
|
[PWRAP_WACS2_RDATA] = 0xCA8,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0] = 0xF50,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1] = 0xF54,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2] = 0xF58,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3] = 0xF5C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4] = 0xF60,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5] = 0xF64,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0] = 0xF68,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1] = 0xF6C,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2] = 0xF70,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3] = 0xF74,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4] = 0xF78,
|
|
[PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5] = 0xF7C,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0] = 0xF80,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1] = 0xF84,
|
|
[PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2] = 0xF88,
|
|
};
|
|
|
|
static int mt6877_regs1[] = {
|
|
[PMICSPI_MST_SPIWRAP_EN] = 0x14,
|
|
};
|
|
|
|
static int mt8173_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_SIDLY] = 0xc,
|
|
[PWRAP_RDDMY] = 0x10,
|
|
[PWRAP_SI_CK_CON] = 0x14,
|
|
[PWRAP_CSHEXT_WRITE] = 0x18,
|
|
[PWRAP_CSHEXT_READ] = 0x1c,
|
|
[PWRAP_CSLEXT_START] = 0x20,
|
|
[PWRAP_CSLEXT_END] = 0x24,
|
|
[PWRAP_STAUPD_PRD] = 0x28,
|
|
[PWRAP_STAUPD_GRPEN] = 0x2c,
|
|
[PWRAP_STAUPD_MAN_TRIG] = 0x40,
|
|
[PWRAP_STAUPD_STA] = 0x44,
|
|
[PWRAP_WRAP_STA] = 0x48,
|
|
[PWRAP_HARB_INIT] = 0x4c,
|
|
[PWRAP_HARB_HPRIO] = 0x50,
|
|
[PWRAP_HIPRIO_ARB_EN] = 0x54,
|
|
[PWRAP_HARB_STA0] = 0x58,
|
|
[PWRAP_HARB_STA1] = 0x5c,
|
|
[PWRAP_MAN_EN] = 0x60,
|
|
[PWRAP_MAN_CMD] = 0x64,
|
|
[PWRAP_MAN_RDATA] = 0x68,
|
|
[PWRAP_MAN_VLDCLR] = 0x6c,
|
|
[PWRAP_WACS0_EN] = 0x70,
|
|
[PWRAP_INIT_DONE0] = 0x74,
|
|
[PWRAP_WACS0_CMD] = 0x78,
|
|
[PWRAP_WACS0_RDATA] = 0x7c,
|
|
[PWRAP_WACS0_VLDCLR] = 0x80,
|
|
[PWRAP_WACS1_EN] = 0x84,
|
|
[PWRAP_INIT_DONE1] = 0x88,
|
|
[PWRAP_WACS1_CMD] = 0x8c,
|
|
[PWRAP_WACS1_RDATA] = 0x90,
|
|
[PWRAP_WACS1_VLDCLR] = 0x94,
|
|
[PWRAP_WACS2_EN] = 0x98,
|
|
[PWRAP_INIT_DONE2] = 0x9c,
|
|
[PWRAP_WACS2_CMD] = 0xa0,
|
|
[PWRAP_WACS2_RDATA] = 0xa4,
|
|
[PWRAP_WACS2_VLDCLR] = 0xa8,
|
|
[PWRAP_INT_EN] = 0xac,
|
|
[PWRAP_INT_FLG_RAW] = 0xb0,
|
|
[PWRAP_INT_FLG] = 0xb4,
|
|
[PWRAP_INT_CLR] = 0xb8,
|
|
[PWRAP_SIG_ADR] = 0xbc,
|
|
[PWRAP_SIG_MODE] = 0xc0,
|
|
[PWRAP_SIG_VALUE] = 0xc4,
|
|
[PWRAP_SIG_ERRVAL] = 0xc8,
|
|
[PWRAP_CRC_EN] = 0xcc,
|
|
[PWRAP_TIMER_EN] = 0xd0,
|
|
[PWRAP_TIMER_STA] = 0xd4,
|
|
[PWRAP_WDT_UNIT] = 0xd8,
|
|
[PWRAP_WDT_SRC_EN] = 0xdc,
|
|
[PWRAP_WDT_FLG] = 0xe0,
|
|
[PWRAP_DEBUG_INT_SEL] = 0xe4,
|
|
[PWRAP_DVFS_ADR0] = 0xe8,
|
|
[PWRAP_DVFS_WDATA0] = 0xec,
|
|
[PWRAP_DVFS_ADR1] = 0xf0,
|
|
[PWRAP_DVFS_WDATA1] = 0xf4,
|
|
[PWRAP_DVFS_ADR2] = 0xf8,
|
|
[PWRAP_DVFS_WDATA2] = 0xfc,
|
|
[PWRAP_DVFS_ADR3] = 0x100,
|
|
[PWRAP_DVFS_WDATA3] = 0x104,
|
|
[PWRAP_DVFS_ADR4] = 0x108,
|
|
[PWRAP_DVFS_WDATA4] = 0x10c,
|
|
[PWRAP_DVFS_ADR5] = 0x110,
|
|
[PWRAP_DVFS_WDATA5] = 0x114,
|
|
[PWRAP_DVFS_ADR6] = 0x118,
|
|
[PWRAP_DVFS_WDATA6] = 0x11c,
|
|
[PWRAP_DVFS_ADR7] = 0x120,
|
|
[PWRAP_DVFS_WDATA7] = 0x124,
|
|
[PWRAP_SPMINF_STA] = 0x128,
|
|
[PWRAP_CIPHER_KEY_SEL] = 0x12c,
|
|
[PWRAP_CIPHER_IV_SEL] = 0x130,
|
|
[PWRAP_CIPHER_EN] = 0x134,
|
|
[PWRAP_CIPHER_RDY] = 0x138,
|
|
[PWRAP_CIPHER_MODE] = 0x13c,
|
|
[PWRAP_CIPHER_SWRST] = 0x140,
|
|
[PWRAP_DCM_EN] = 0x144,
|
|
[PWRAP_DCM_DBC_PRD] = 0x148,
|
|
};
|
|
|
|
static int mt8135_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_SIDLY] = 0xc,
|
|
[PWRAP_CSHEXT] = 0x10,
|
|
[PWRAP_CSHEXT_WRITE] = 0x14,
|
|
[PWRAP_CSHEXT_READ] = 0x18,
|
|
[PWRAP_CSLEXT_START] = 0x1c,
|
|
[PWRAP_CSLEXT_END] = 0x20,
|
|
[PWRAP_STAUPD_PRD] = 0x24,
|
|
[PWRAP_STAUPD_GRPEN] = 0x28,
|
|
[PWRAP_STAUPD_MAN_TRIG] = 0x2c,
|
|
[PWRAP_STAUPD_STA] = 0x30,
|
|
[PWRAP_EVENT_IN_EN] = 0x34,
|
|
[PWRAP_EVENT_DST_EN] = 0x38,
|
|
[PWRAP_WRAP_STA] = 0x3c,
|
|
[PWRAP_RRARB_INIT] = 0x40,
|
|
[PWRAP_RRARB_EN] = 0x44,
|
|
[PWRAP_RRARB_STA0] = 0x48,
|
|
[PWRAP_RRARB_STA1] = 0x4c,
|
|
[PWRAP_HARB_INIT] = 0x50,
|
|
[PWRAP_HARB_HPRIO] = 0x54,
|
|
[PWRAP_HIPRIO_ARB_EN] = 0x58,
|
|
[PWRAP_HARB_STA0] = 0x5c,
|
|
[PWRAP_HARB_STA1] = 0x60,
|
|
[PWRAP_MAN_EN] = 0x64,
|
|
[PWRAP_MAN_CMD] = 0x68,
|
|
[PWRAP_MAN_RDATA] = 0x6c,
|
|
[PWRAP_MAN_VLDCLR] = 0x70,
|
|
[PWRAP_WACS0_EN] = 0x74,
|
|
[PWRAP_INIT_DONE0] = 0x78,
|
|
[PWRAP_WACS0_CMD] = 0x7c,
|
|
[PWRAP_WACS0_RDATA] = 0x80,
|
|
[PWRAP_WACS0_VLDCLR] = 0x84,
|
|
[PWRAP_WACS1_EN] = 0x88,
|
|
[PWRAP_INIT_DONE1] = 0x8c,
|
|
[PWRAP_WACS1_CMD] = 0x90,
|
|
[PWRAP_WACS1_RDATA] = 0x94,
|
|
[PWRAP_WACS1_VLDCLR] = 0x98,
|
|
[PWRAP_WACS2_EN] = 0x9c,
|
|
[PWRAP_INIT_DONE2] = 0xa0,
|
|
[PWRAP_WACS2_CMD] = 0xa4,
|
|
[PWRAP_WACS2_RDATA] = 0xa8,
|
|
[PWRAP_WACS2_VLDCLR] = 0xac,
|
|
[PWRAP_INT_EN] = 0xb0,
|
|
[PWRAP_INT_FLG_RAW] = 0xb4,
|
|
[PWRAP_INT_FLG] = 0xb8,
|
|
[PWRAP_INT_CLR] = 0xbc,
|
|
[PWRAP_SIG_ADR] = 0xc0,
|
|
[PWRAP_SIG_MODE] = 0xc4,
|
|
[PWRAP_SIG_VALUE] = 0xc8,
|
|
[PWRAP_SIG_ERRVAL] = 0xcc,
|
|
[PWRAP_CRC_EN] = 0xd0,
|
|
[PWRAP_EVENT_STA] = 0xd4,
|
|
[PWRAP_EVENT_STACLR] = 0xd8,
|
|
[PWRAP_TIMER_EN] = 0xdc,
|
|
[PWRAP_TIMER_STA] = 0xe0,
|
|
[PWRAP_WDT_UNIT] = 0xe4,
|
|
[PWRAP_WDT_SRC_EN] = 0xe8,
|
|
[PWRAP_WDT_FLG] = 0xec,
|
|
[PWRAP_DEBUG_INT_SEL] = 0xf0,
|
|
[PWRAP_CIPHER_KEY_SEL] = 0x134,
|
|
[PWRAP_CIPHER_IV_SEL] = 0x138,
|
|
[PWRAP_CIPHER_LOAD] = 0x13c,
|
|
[PWRAP_CIPHER_START] = 0x140,
|
|
[PWRAP_CIPHER_RDY] = 0x144,
|
|
[PWRAP_CIPHER_MODE] = 0x148,
|
|
[PWRAP_CIPHER_SWRST] = 0x14c,
|
|
[PWRAP_DCM_EN] = 0x15c,
|
|
[PWRAP_DCM_DBC_PRD] = 0x160,
|
|
};
|
|
|
|
static int mt8168_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_RDDMY] = 0x20,
|
|
[PWRAP_CSHEXT_WRITE] = 0x24,
|
|
[PWRAP_CSHEXT_READ] = 0x28,
|
|
[PWRAP_CSLEXT_WRITE] = 0x2C,
|
|
[PWRAP_CSLEXT_READ] = 0x30,
|
|
[PWRAP_EXT_CK_WRITE] = 0x34,
|
|
[PWRAP_STAUPD_CTRL] = 0x3C,
|
|
[PWRAP_STAUPD_GRPEN] = 0x40,
|
|
[PWRAP_EINT_STA0_ADR] = 0x44,
|
|
[PWRAP_EINT_STA1_ADR] = 0x48,
|
|
[PWRAP_EINT_STA] = 0x4C,
|
|
[PWRAP_EINT_CLR] = 0x50,
|
|
[PWRAP_HPRIO_ARB_EN] = 0x6C,
|
|
[PWRAP_MAN_EN] = 0x7C,
|
|
[PWRAP_MAN_CMD] = 0x80,
|
|
[PWRAP_WACS0_EN] = 0x8C,
|
|
[PWRAP_WACS2_EN] = 0x9C,
|
|
[PWRAP_INIT_DONE2] = 0xa0,
|
|
[PWRAP_INT_EN] = 0xB4,
|
|
[PWRAP_INT0_FLG_RAW] = 0xB8,
|
|
[PWRAP_INT0_FLG] = 0xBC,
|
|
[PWRAP_INT0_CLR] = 0xC0,
|
|
[PWRAP_INT1_EN] = 0xC4,
|
|
[PWRAP_INT1_FLG_RAW] = 0xC8,
|
|
[PWRAP_INT1_FLG] = 0xCC,
|
|
[PWRAP_INT1_CLR] = 0xD0,
|
|
[PWRAP_TIMER_EN] = 0xE8,
|
|
[PWRAP_WDT_UNIT] = 0xF0,
|
|
[PWRAP_WDT_SRC_EN] = 0xF4,
|
|
[PWRAP_DCXO_CONN_ADR0] = 0x18C,
|
|
[PWRAP_DCXO_CONN_WDATA0] = 0x190,
|
|
[PWRAP_DCXO_CONN_ADR1] = 0x194,
|
|
[PWRAP_DCXO_CONN_WDATA1] = 0x198,
|
|
[PWRAP_SPMINF_STA] = 0x1AC,
|
|
[PWRAP_SPMINF_STA_1] = 0x1B0,
|
|
[PWRAP_SPMINF_BACKUP_STA] = 0x1B4,
|
|
[PWRAP_MCU_PMINF_STA_0] = 0x1B8,
|
|
[PWRAP_MCU_PMINF_STA_1] = 0x1BC,
|
|
[PWRAP_SCPINF_STA] = 0x1C0,
|
|
[PWRAP_DCM_EN] = 0x1DC,
|
|
[PWRAP_DCM_DBC_PRD] = 0x1E0,
|
|
[PWRAP_GPSINF_0_STA] = 0x1F4,
|
|
[PWRAP_GPSINF_1_STA] = 0x1F8,
|
|
[PWRAP_MD_ADCINF_0_STA_0] = 0x288,
|
|
[PWRAP_MD_ADCINF_0_STA_1] = 0x28C,
|
|
[PWRAP_MD_ADCINF_1_STA_0] = 0x290,
|
|
[PWRAP_MD_ADCINF_1_STA_1] = 0x294,
|
|
[PWRAP_PRIORITY_USER_SEL_0] = 0x2A8,
|
|
[PWRAP_PRIORITY_USER_SEL_1] = 0x2AC,
|
|
[PWRAP_ARBITER_OUT_SEL_0] = 0x2BC,
|
|
[PWRAP_ARBITER_OUT_SEL_1] = 0x2C0,
|
|
[PWRAP_MONITOR_CTRL_0] = 0x364,
|
|
[PWRAP_MONITOR_CTRL_1] = 0x368,
|
|
[PWRAP_MONITOR_CTRL_2] = 0x36C,
|
|
[PWRAP_MONITOR_CTRL_3] = 0x370,
|
|
[PWRAP_CHANNEL_SEQUENCE_0] = 0x374,
|
|
[PWRAP_CHANNEL_SEQUENCE_1] = 0x378,
|
|
[PWRAP_CHANNEL_SEQUENCE_2] = 0x37C,
|
|
[PWRAP_CHANNEL_SEQUENCE_3] = 0x380,
|
|
[PWRAP_CMD_SEQUENCE_0] = 0x384,
|
|
[PWRAP_CMD_SEQUENCE_1] = 0x388,
|
|
[PWRAP_CMD_SEQUENCE_2] = 0x38C,
|
|
[PWRAP_CMD_SEQUENCE_3] = 0x390,
|
|
[PWRAP_CMD_SEQUENCE_4] = 0x394,
|
|
[PWRAP_CMD_SEQUENCE_5] = 0x398,
|
|
[PWRAP_CMD_SEQUENCE_6] = 0x39C,
|
|
[PWRAP_CMD_SEQUENCE_7] = 0x3A0,
|
|
[PWRAP_WDATA_SEQUENCE_0] = 0x3A4,
|
|
[PWRAP_WDATA_SEQUENCE_1] = 0x3A8,
|
|
[PWRAP_WDATA_SEQUENCE_2] = 0x3AC,
|
|
[PWRAP_WDATA_SEQUENCE_3] = 0x3B0,
|
|
[PWRAP_WDATA_SEQUENCE_4] = 0x3B4,
|
|
[PWRAP_WDATA_SEQUENCE_5] = 0x3B8,
|
|
[PWRAP_WDATA_SEQUENCE_6] = 0x3BC,
|
|
[PWRAP_WDATA_SEQUENCE_7] = 0x3C0,
|
|
[PWRAP_WACS2_CMD] = 0xC20,
|
|
[PWRAP_WACS2_RDATA] = 0xC24,
|
|
[PWRAP_WACS2_VLDCLR] = 0xC28,
|
|
};
|
|
|
|
static int mt8167_regs[] = {
|
|
[PWRAP_MUX_SEL] = 0x0,
|
|
[PWRAP_WRAP_EN] = 0x4,
|
|
[PWRAP_DIO_EN] = 0x8,
|
|
[PWRAP_SIDLY] = 0xc,
|
|
[PWRAP_RDDMY] = 0x10,
|
|
[PWRAP_SI_CK_CON] = 0x14,
|
|
[PWRAP_CSHEXT_WRITE] = 0x18,
|
|
[PWRAP_CSHEXT_READ] = 0x1c,
|
|
[PWRAP_CSLEXT_START] = 0x20,
|
|
[PWRAP_CSLEXT_END] = 0x24,
|
|
[PWRAP_STAUPD_PRD] = 0x28,
|
|
[PWRAP_STAUPD_GRPEN] = 0x2c,
|
|
[PWRAP_STAUPD_MAN_TRIG] = 0x40,
|
|
[PWRAP_STAUPD_STA] = 0x44,
|
|
[PWRAP_WRAP_STA] = 0x48,
|
|
[PWRAP_HARB_INIT] = 0x4c,
|
|
[PWRAP_HARB_HPRIO] = 0x50,
|
|
[PWRAP_HIPRIO_ARB_EN] = 0x54,
|
|
[PWRAP_HARB_STA0] = 0x58,
|
|
[PWRAP_HARB_STA1] = 0x5c,
|
|
[PWRAP_MAN_EN] = 0x60,
|
|
[PWRAP_MAN_CMD] = 0x64,
|
|
[PWRAP_MAN_RDATA] = 0x68,
|
|
[PWRAP_MAN_VLDCLR] = 0x6c,
|
|
[PWRAP_WACS0_EN] = 0x70,
|
|
[PWRAP_INIT_DONE0] = 0x74,
|
|
[PWRAP_WACS0_CMD] = 0x78,
|
|
[PWRAP_WACS0_RDATA] = 0x7c,
|
|
[PWRAP_WACS0_VLDCLR] = 0x80,
|
|
[PWRAP_WACS1_EN] = 0x84,
|
|
[PWRAP_INIT_DONE1] = 0x88,
|
|
[PWRAP_WACS1_CMD] = 0x8c,
|
|
[PWRAP_WACS1_RDATA] = 0x90,
|
|
[PWRAP_WACS1_VLDCLR] = 0x94,
|
|
[PWRAP_WACS2_EN] = 0x98,
|
|
[PWRAP_INIT_DONE2] = 0x9c,
|
|
[PWRAP_WACS2_CMD] = 0xa0,
|
|
[PWRAP_WACS2_RDATA] = 0xa4,
|
|
[PWRAP_WACS2_VLDCLR] = 0xa8,
|
|
[PWRAP_INT_EN] = 0xac,
|
|
[PWRAP_INT_FLG_RAW] = 0xb0,
|
|
[PWRAP_INT_FLG] = 0xb4,
|
|
[PWRAP_INT_CLR] = 0xb8,
|
|
[PWRAP_SIG_ADR] = 0xbc,
|
|
[PWRAP_SIG_MODE] = 0xc0,
|
|
[PWRAP_SIG_VALUE] = 0xc4,
|
|
[PWRAP_SIG_ERRVAL] = 0xc8,
|
|
[PWRAP_CRC_EN] = 0xcc,
|
|
[PWRAP_TIMER_EN] = 0xd0,
|
|
[PWRAP_TIMER_STA] = 0xd4,
|
|
[PWRAP_WDT_UNIT] = 0xd8,
|
|
[PWRAP_WDT_SRC_EN] = 0xdc,
|
|
[PWRAP_WDT_FLG] = 0xe0,
|
|
[PWRAP_DEBUG_INT_SEL] = 0xe4,
|
|
[PWRAP_DVFS_ADR0] = 0xe8,
|
|
[PWRAP_DVFS_WDATA0] = 0xec,
|
|
[PWRAP_DVFS_ADR1] = 0xf0,
|
|
[PWRAP_DVFS_WDATA1] = 0xf4,
|
|
[PWRAP_DVFS_ADR2] = 0xf8,
|
|
[PWRAP_DVFS_WDATA2] = 0xfc,
|
|
[PWRAP_DVFS_ADR3] = 0x100,
|
|
[PWRAP_DVFS_WDATA3] = 0x104,
|
|
[PWRAP_DVFS_ADR4] = 0x108,
|
|
[PWRAP_DVFS_WDATA4] = 0x10c,
|
|
[PWRAP_DVFS_ADR5] = 0x110,
|
|
[PWRAP_DVFS_WDATA5] = 0x114,
|
|
[PWRAP_DVFS_ADR6] = 0x118,
|
|
[PWRAP_DVFS_WDATA6] = 0x11c,
|
|
[PWRAP_DVFS_ADR7] = 0x120,
|
|
[PWRAP_DVFS_WDATA7] = 0x124,
|
|
[PWRAP_SPMINF_STA] = 0x128,
|
|
[PWRAP_CIPHER_KEY_SEL] = 0x12c,
|
|
[PWRAP_CIPHER_IV_SEL] = 0x130,
|
|
[PWRAP_CIPHER_EN] = 0x134,
|
|
[PWRAP_CIPHER_RDY] = 0x138,
|
|
[PWRAP_CIPHER_MODE] = 0x13c,
|
|
[PWRAP_CIPHER_SWRST] = 0x140,
|
|
[PWRAP_DCM_EN] = 0x144,
|
|
[PWRAP_DCM_DBC_PRD] = 0x148,
|
|
[PWRAP_SW_RST] = 0x168,
|
|
[PWRAP_OP_TYPE] = 0x16c,
|
|
[PWRAP_MSB_FIRST] = 0x170,
|
|
};
|
|
|
|
enum pmic_type {
|
|
PMIC_MT6323,
|
|
PMIC_MT6357,
|
|
PMIC_MT6358,
|
|
PMIC_MT6359,
|
|
PMIC_MT6397,
|
|
};
|
|
|
|
enum pwrap_type {
|
|
PWRAP_MT2701,
|
|
PWRAP_MT6739,
|
|
PWRAP_MT6765,
|
|
PWRAP_MT6768,
|
|
PWRAP_MT6771,
|
|
PWRAP_MT6781,
|
|
PWRAP_MT6785,
|
|
PWRAP_MT6833,
|
|
PWRAP_MT6853,
|
|
PWRAP_MT6873,
|
|
PWRAP_MT6877,
|
|
PWRAP_MT6885,
|
|
PWRAP_MT8135,
|
|
PWRAP_MT8167,
|
|
PWRAP_MT8168,
|
|
PWRAP_MT8173,
|
|
};
|
|
|
|
struct pmic_wrapper;
|
|
struct pwrap_slv_type {
|
|
const u32 *dew_regs;
|
|
enum pmic_type type;
|
|
const struct regmap_config *regmap;
|
|
/* Flags indicating the capability for the target slave */
|
|
u32 caps;
|
|
/*
|
|
* pwrap operations are highly associated with the PMIC types,
|
|
* so the pointers added increases flexibility allowing determination
|
|
* which type is used by the detection through device tree.
|
|
*/
|
|
int (*pwrap_read)(struct pmic_wrapper *wrp, u32 adr, u32 *rdata);
|
|
int (*pwrap_write)(struct pmic_wrapper *wrp, u32 adr, u32 wdata);
|
|
};
|
|
|
|
struct pmic_wrapper {
|
|
struct device *dev;
|
|
void __iomem *base;
|
|
void __iomem *base1;
|
|
struct regmap *regmap;
|
|
const struct pmic_wrapper_type *master;
|
|
const struct pwrap_slv_type *slave;
|
|
struct clk *clk_spi;
|
|
struct clk *clk_wrap;
|
|
struct clk *clk_ulposc;
|
|
struct clk *clk_ulposc_osc;
|
|
struct clk *clk_wrap_sys;
|
|
struct clk *clk_wrap_tmr;
|
|
struct reset_control *rstc;
|
|
|
|
struct reset_control *rstc_bridge;
|
|
void __iomem *bridge_base;
|
|
};
|
|
|
|
struct pmic_wrapper_type {
|
|
int *regs;
|
|
int *regs1;
|
|
enum pwrap_type type;
|
|
u32 arb_en_all;
|
|
u32 int_en_all;
|
|
u32 int1_en_all;
|
|
u32 spi_w;
|
|
u32 wdt_src;
|
|
u32 wdt_src1;
|
|
unsigned int has_bridge:1;
|
|
/* Flags indicating the capability for the target pwrap */
|
|
u32 caps;
|
|
u32 init_done;
|
|
int (*init_reg_clock)(struct pmic_wrapper *wrp);
|
|
int (*init_soc_specific)(struct pmic_wrapper *wrp);
|
|
};
|
|
|
|
static struct pmic_wrapper *wrp;
|
|
|
|
static u32 pwrap_readl(struct pmic_wrapper *wrp, enum pwrap_regs reg);
|
|
static void pwrap_writel(struct pmic_wrapper *wrp, u32 val,
|
|
enum pwrap_regs reg);
|
|
static int pwrap_read(struct pmic_wrapper *wrp, u32 adr, u32 *rdata);
|
|
static int pwrap_write(struct pmic_wrapper *wrp, u32 adr, u32 wdata);
|
|
|
|
static inline void pwrap_dump_ap_register(void)
|
|
{
|
|
unsigned int i = 0, offset = 0;
|
|
unsigned int *reg_addr;
|
|
|
|
dev_dbg(wrp->dev, "dump reg\n");
|
|
dev_dbg(wrp->dev,
|
|
"DCXO_CONN_ADR0=0x%x\n", pwrap_readl(wrp, PWRAP_DCXO_CONN_ADR0));
|
|
dev_dbg(wrp->dev,
|
|
"DCXO_CONN_WDATA0=0x%x\n", pwrap_readl(wrp, PWRAP_DCXO_CONN_WDATA0));
|
|
dev_dbg(wrp->dev,
|
|
"DCXO_CONN_ADR1=0x%x\n", pwrap_readl(wrp, PWRAP_DCXO_CONN_ADR1));
|
|
dev_dbg(wrp->dev,
|
|
"DCXO_CONN_WDATA1=0x%x\n", pwrap_readl(wrp, PWRAP_DCXO_CONN_WDATA1));
|
|
dev_dbg(wrp->dev,
|
|
"SPMINF_STA_0=0x%x\n", pwrap_readl(wrp, PWRAP_SPMINF_STA));
|
|
dev_dbg(wrp->dev,
|
|
"SPMINF_STA_1=0x%x\n", pwrap_readl(wrp, PWRAP_SPMINF_STA_1));
|
|
dev_dbg(wrp->dev,
|
|
"SPMINF_BACKUP_STA=0x%x\n", pwrap_readl(wrp, PWRAP_SPMINF_BACKUP_STA));
|
|
dev_dbg(wrp->dev,
|
|
"SCPINF_STA=0x%x\n", pwrap_readl(wrp, PWRAP_SCPINF_STA));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"SRCLKEN_RCINF_STA_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_SRCLKEN_RCINF_STA_0));
|
|
dev_dbg(wrp->dev,
|
|
"SRCLKEN_RCINF_STA_1=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_SRCLKEN_RCINF_STA_1));
|
|
}
|
|
dev_dbg(wrp->dev,
|
|
"CONNINF_STA_0=0x%x\n", pwrap_readl(wrp, PWRAP_CONNINF_STA_0));
|
|
dev_dbg(wrp->dev,
|
|
"CONNINF_STA_1=0x%x\n", pwrap_readl(wrp, PWRAP_CONNINF_STA_1));
|
|
dev_dbg(wrp->dev,
|
|
"MCU_PMINF_STA_0=0x%x\n", pwrap_readl(wrp, PWRAP_MCU_PMINF_STA_0));
|
|
dev_dbg(wrp->dev,
|
|
"MCU_PMINF_STA_1=0x%x\n", pwrap_readl(wrp, PWRAP_MCU_PMINF_STA_1));
|
|
dev_dbg(wrp->dev,
|
|
"GPSINF_0_STA=0x%x\n", pwrap_readl(wrp, PWRAP_GPSINF_0_STA));
|
|
dev_dbg(wrp->dev,
|
|
"GPSINF_1_STA=0x%x\n", pwrap_readl(wrp, PWRAP_GPSINF_1_STA));
|
|
dev_dbg(wrp->dev,
|
|
"MD_ADCINF_0_STA_0=0x%x\n", pwrap_readl(wrp, PWRAP_MD_ADCINF_0_STA_0));
|
|
dev_dbg(wrp->dev,
|
|
"MD_ADCINF_0_STA_1=0x%x\n", pwrap_readl(wrp, PWRAP_MD_ADCINF_0_STA_1));
|
|
dev_dbg(wrp->dev,
|
|
"MD_ADCINF_1_STA_0=0x%x\n", pwrap_readl(wrp, PWRAP_MD_ADCINF_1_STA_0));
|
|
dev_dbg(wrp->dev,
|
|
"MD_ADCINF_1_STA_1=0x%x\n", pwrap_readl(wrp, PWRAP_MD_ADCINF_1_STA_1));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_VLDCLR));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_VLDCLR));
|
|
}
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_VLDCLR));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_VLDCLR));
|
|
}
|
|
|
|
for (i = 0; i <= 0x123; i++) {
|
|
reg_addr = wrp->base + (i * 4);
|
|
dev_dbg(wrp->dev, "addr:0x%p = 0x%x\n",
|
|
reg_addr, readl(reg_addr));
|
|
}
|
|
|
|
for (i = 0; i <= 14; i++) {
|
|
offset = 0xc00 + i * 4;
|
|
reg_addr = wrp->base + offset;
|
|
dev_dbg(wrp->dev, "addr:0x%p = 0x%x\n",
|
|
reg_addr, readl(reg_addr));
|
|
}
|
|
|
|
pwrap_writel(wrp, 0x0, PWRAP_WACS2_EN);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V1)) {
|
|
pwrap_writel(wrp, 0x8, PWRAP_MONITOR_CTRL_0);
|
|
pwrap_writel(wrp, 0x5, PWRAP_MONITOR_CTRL_0);
|
|
} else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
pwrap_writel(wrp, 0x800, PWRAP_MONITOR_CTRL);
|
|
pwrap_writel(wrp, 0x5, PWRAP_MONITOR_CTRL);
|
|
}
|
|
|
|
pwrap_writel(wrp, 0x1, PWRAP_WACS2_EN);
|
|
|
|
}
|
|
|
|
static inline void pwrap_dump_pmic_register(void)
|
|
{
|
|
unsigned int rdata = 0;
|
|
|
|
dev_dbg(wrp->dev, "dump PMIC register\n");
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_DIO_EN], &rdata);
|
|
dev_dbg(wrp->dev, "[REG]0x%x=0x%x\n",
|
|
wrp->slave->dew_regs[PWRAP_DEW_DIO_EN], rdata);
|
|
/* Write Test */
|
|
if (pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
PWRAP_DEW_WRITE_TEST_VAL) ||
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
&rdata) ||
|
|
(rdata != PWRAP_DEW_WRITE_TEST_VAL)) {
|
|
dev_dbg(wrp->dev, "pwrap rdata=0x%04X\n", rdata);
|
|
}
|
|
}
|
|
|
|
static void pwrap_logging_at_isr(void)
|
|
{
|
|
static DEFINE_RATELIMIT_STATE(ratelimit, 1 * HZ, 5);
|
|
|
|
if (__ratelimit(&ratelimit)) {
|
|
dev_dbg(wrp->dev, "INT0 flag 0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_INT0_FLG));
|
|
dev_dbg(wrp->dev, "INT1 flag 0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_INT1_FLG));
|
|
dev_dbg(wrp->dev, "DCXO_CONN_ADR0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_DCXO_CONN_ADR0));
|
|
dev_dbg(wrp->dev, "DCXO_CONN_ADR1=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_DCXO_CONN_ADR1));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V1)) {
|
|
dev_dbg(wrp->dev, "MONITOR_CTRL_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_CTRL_0));
|
|
dev_dbg(wrp->dev, "MONITOR_CTRL_1=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_CTRL_1));
|
|
dev_dbg(wrp->dev, "MONITOR_CTRL_2=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_CTRL_2));
|
|
dev_dbg(wrp->dev, "MONITOR_CTRL_3=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_CTRL_3));
|
|
} else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev, "MONITOR_CTRL_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_CTRL));
|
|
dev_dbg(wrp->dev, "MONITOR_TARGET_CHANNEL_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_TARGET_CHANNEL_0));
|
|
dev_dbg(wrp->dev, "MONITOR_TARGET_WRITE=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_TARGET_WRITE));
|
|
dev_dbg(wrp->dev, "MONITOR_TARGET_ADR_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_TARGET_ADR_0));
|
|
dev_dbg(wrp->dev, "MONITOR_TARGET_WDATA_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_MONITOR_TARGET_WDATA_0));
|
|
}
|
|
dev_dbg(wrp->dev, "CH_SEQ_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_0));
|
|
dev_dbg(wrp->dev, "CH_SEQ_1=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_1));
|
|
dev_dbg(wrp->dev, "CH_SEQ_2=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_2));
|
|
dev_dbg(wrp->dev, "CH_SEQ_3=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_3));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"CH_SEQ_4=0x%x\n", pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_4));
|
|
dev_dbg(wrp->dev,
|
|
"CH_SEQ_5=0x%x\n", pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_5));
|
|
dev_dbg(wrp->dev,
|
|
"CH_SEQ_6=0x%x\n", pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_6));
|
|
dev_dbg(wrp->dev,
|
|
"CH_SEQ_7=0x%x\n", pwrap_readl(wrp, PWRAP_CHANNEL_SEQUENCE_7));
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V1)) {
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_0=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_0));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_1=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_1));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_2=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_2));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_3=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_3));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_4=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_4));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_5=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_5));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_6=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_6));
|
|
dev_dbg(wrp->dev,
|
|
"CMD_SEQ_7=0x%x\n", pwrap_readl(wrp, PWRAP_CMD_SEQUENCE_7));
|
|
} else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_0=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_0));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_1=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_1));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_2=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_2));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_3=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_3));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_4=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_4));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_5=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_5));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_6=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_6));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_7=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_7));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_8=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_8));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_9=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_9));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_10=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_10));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_11=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_11));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_12=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_12));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_13=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_13));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_14=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_14));
|
|
dev_dbg(wrp->dev,
|
|
"ADR_SEQ_15=0x%x\n", pwrap_readl(wrp, PWRAP_ADR_SEQUENCE_15));
|
|
}
|
|
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_0=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_0));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_1=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_1));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_2=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_2));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_3=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_3));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_4=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_4));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_5=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_5));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_6=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_6));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_7=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_7));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_8=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_8));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_9=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_9));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_10=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_10));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_11=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_11));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_12=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_12));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_13=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_13));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_14=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_14));
|
|
dev_dbg(wrp->dev, "WDATA_SEQ_15=0x%x\n",
|
|
pwrap_readl(wrp, PWRAP_WDATA_SEQUENCE_15));
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V1)) {
|
|
pwrap_writel(wrp, 0x8, PWRAP_MONITOR_CTRL_0);
|
|
pwrap_writel(wrp, 0x5, PWRAP_MONITOR_CTRL_0);
|
|
} else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
pwrap_writel(wrp, 0x800, PWRAP_MONITOR_CTRL);
|
|
pwrap_writel(wrp, 0x5, PWRAP_MONITOR_CTRL);
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS0_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS0_VLDCLR));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS1_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS1_VLDCLR));
|
|
}
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS2_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS2_VLDCLR));
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2)) {
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_CMD=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_CMD));
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_RDATA=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_RDATA));
|
|
dev_dbg(wrp->dev,
|
|
"WACS3_VLDCLR=0x%x\n", pwrap_readl(wrp, PWRAP_WACS3_VLDCLR));
|
|
}
|
|
}
|
|
}
|
|
|
|
static void pwrap_mpu_info(void)
|
|
{
|
|
static DEFINE_RATELIMIT_STATE(ratelimit, 1 * HZ, 5);
|
|
#if defined(CONFIG_MACH_MT6833)
|
|
u32 rdata, rdata1 = 0;
|
|
char chan[21][18] = {"0 MD_HW", "1 MD_DVFS_HW", "2 SPM_HW",
|
|
"3 MCUPM_HW", "4 RCLKEN_RC_HW", "5 TIA_HW", "6 APU_HW",
|
|
"7 NO_USE", "8 MD_SW", "9 AP_SW1_GZ", "10 AP_SW0",
|
|
"11 AP_SW2/APU_SW", "12 SCP_SW", "13 SSPM_SW",
|
|
"14 STAUPD_HW", "15 SPM_DCXO_HW0", "16 SPM_DCXO_HW1",
|
|
"17 MD_AUXADC_HW0", "18 MD_AUXADC_HW1",
|
|
"19 GPS_AUXADC_HW0", "20 GPS_AUXADC_HW1"};
|
|
//char addr[4];
|
|
#endif
|
|
if (__ratelimit(&ratelimit)) {
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
#if defined(CONFIG_MACH_MT6833)
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MPU_V3)) {
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_0);
|
|
rdata1 = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_1);
|
|
dev_notice(wrp->dev, "[PWRAP] MPU VIO_INFO_0/1=0x%x,0x%x\n",
|
|
rdata, rdata1);
|
|
dev_notice(wrp->dev, "[PWRAP] ch%s %s MPU Rgn %d addr:0x%x val:0x%x Violation\n",
|
|
chan[(rdata&0x1f)],
|
|
((rdata >> 10) & 0x1) ? "Wr":"Rd",
|
|
ffs(pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_2))-1,
|
|
(rdata1 & 0xffff),
|
|
((rdata1 >> 16) & 0xffff));
|
|
} else {
|
|
#endif
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0));
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_1));
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_2=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_2));
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_3=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_3));
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_4=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_4));
|
|
dev_notice(wrp->dev, "PMIC_ACC_VIO_INFO_5=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_5));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_1));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_2=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_2));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_3=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_3));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_4=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_4));
|
|
dev_notice(wrp->dev, "PMIC_ACC_SCP_VIO_INFO_5=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_5));
|
|
dev_notice(wrp->dev, "PMIF_ACC_VIO_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0));
|
|
dev_notice(wrp->dev, "PMIF_ACC_VIO_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_1));
|
|
dev_notice(wrp->dev, "PMIF_ACC_VIO_INFO_2=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_2));
|
|
#if defined(CONFIG_MACH_MT6833)
|
|
}
|
|
#endif
|
|
} else {
|
|
dev_notice(wrp->dev, "PMIC_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_0));
|
|
dev_notice(wrp->dev, "PMIC_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_1));
|
|
dev_notice(wrp->dev, "PMIC_INFO_2=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_INFO_2));
|
|
dev_notice(wrp->dev, "P2P_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_0));
|
|
dev_notice(wrp->dev, "P2P_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_1));
|
|
dev_notice(wrp->dev, "P2P_INFO_2=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PMIC_ACC_VIO_P2P_INFO_2));
|
|
dev_notice(wrp->dev, "PWRAP_INFO_0=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PWRAP_ACC_VIO_INFO_0));
|
|
dev_notice(wrp->dev, "PWRAP_INFO_1=0x%x\n",
|
|
pwrap_readl(wrp,
|
|
PWRAP_MPU_PWRAP_ACC_VIO_INFO_1));
|
|
}
|
|
}
|
|
}
|
|
|
|
static void pwrap_reenable_pmic_logging(void)
|
|
{
|
|
unsigned int rdata = 0, sub_return = 0;
|
|
|
|
/* Read Last three command */
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD0], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_CMD0:0x%x (The last cmd addr)\n", (rdata & 0x3fff) << 1);
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA0], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA0:0x%x (The last cmd wdata)\n", rdata);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD1], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_CMD1:0x%x (The second-last cmd addr)\n", (rdata & 0x3fff) << 1);
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA1], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA1:0x%x (The second-last cmd wdata)\n", rdata);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD2], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_CMD2:0x%x (The third-last cmd addr)\n", (rdata & 0x3fff) << 1);
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA2], &rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA2:0x%x (The third-last cmd wdata)\n", rdata);
|
|
|
|
/* Read fourth-last to sixth-last command */
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MONITOR_V2) ||
|
|
HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD3],
|
|
&rdata);
|
|
dev_dbg(wrp->dev, "REC_CMD3:0x%x (The fourth-last cmd addr)\n",
|
|
(rdata & 0x3fff) << 1);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA3],
|
|
&rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA3:0x%x (The fourth-last cmd wdata)\n", rdata);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD4],
|
|
&rdata);
|
|
dev_dbg(wrp->dev, "REC_CMD4:0x%x (The fifth-last cmd addr)\n",
|
|
(rdata & 0x3fff) << 1);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA4],
|
|
&rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA4:0x%x (The fifth-last cmd wdata)\n", rdata);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_CMD5],
|
|
&rdata);
|
|
dev_dbg(wrp->dev, "REC_CMD5:0x%x (The sixth-last cmd addr)\n",
|
|
(rdata & 0x3fff) << 1);
|
|
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_RECORD_WDATA5],
|
|
&rdata);
|
|
dev_dbg(wrp->dev,
|
|
"REC_WDATA5:0x%x (The sixth-last cmd wdata)\n", rdata);
|
|
}
|
|
|
|
/* Enable Command Recording */
|
|
sub_return = pwrap_write(wrp,
|
|
wrp->slave->dew_regs[PWRAP_DEW_RG_EN_RECORD], 0x1);
|
|
if (sub_return != 0)
|
|
dev_dbg(wrp->dev, "en spi debug fail, ret=%x\n", sub_return);
|
|
dev_dbg(wrp->dev, "enable spi debug ok\n");
|
|
|
|
/* Clear Last three command */
|
|
sub_return = pwrap_write(wrp,
|
|
wrp->slave->dew_regs[PWRAP_DEW_RG_SPI_RECORD_CLR], 0x1);
|
|
if (sub_return != 0)
|
|
dev_dbg(wrp->dev, "clr rec cmd fail, ret=%x\n", sub_return);
|
|
sub_return = pwrap_write(wrp,
|
|
wrp->slave->dew_regs[PWRAP_DEW_RG_SPI_RECORD_CLR], 0x0);
|
|
if (sub_return != 0)
|
|
dev_dbg(wrp->dev, "clr rec cmd fail, ret=%x\n", sub_return);
|
|
dev_dbg(wrp->dev, "clear record command ok\n");
|
|
|
|
}
|
|
|
|
void pwrap_dump_all_register(void)
|
|
{
|
|
unsigned int rdata = 0;
|
|
|
|
/* add tsx/dcxo temperture log support */
|
|
rdata = pwrap_readl(wrp, PWRAP_SPMINF_STA);
|
|
dev_dbg(wrp->dev, "tsx dump reg_addr:0x%x = 0%x\n",
|
|
wrp->master->regs[PWRAP_SPMINF_STA], rdata);
|
|
rdata = pwrap_readl(wrp, PWRAP_MD_ADCINF_0_STA_0);
|
|
dev_dbg(wrp->dev, "tsx dump reg_addr:0x%x = 0%x\n",
|
|
wrp->master->regs[PWRAP_MD_ADCINF_0_STA_0], rdata);
|
|
rdata = pwrap_readl(wrp, PWRAP_MD_ADCINF_0_STA_1);
|
|
dev_dbg(wrp->dev, "tsx dump reg_addr:0x%x = 0%x\n",
|
|
wrp->master->regs[PWRAP_MD_ADCINF_0_STA_1], rdata);
|
|
rdata = pwrap_readl(wrp, PWRAP_MD_ADCINF_1_STA_0);
|
|
dev_dbg(wrp->dev, "tsx dump reg_addr:0x%x = 0%x\n",
|
|
wrp->master->regs[PWRAP_MD_ADCINF_1_STA_0], rdata);
|
|
rdata = pwrap_readl(wrp, PWRAP_MD_ADCINF_1_STA_1);
|
|
dev_dbg(wrp->dev, "tsx dump reg_addr:0x%x = 0%x\n",
|
|
wrp->master->regs[PWRAP_MD_ADCINF_1_STA_1], rdata);
|
|
}
|
|
|
|
static void pwrap_swinf_info(void)
|
|
{
|
|
static DEFINE_RATELIMIT_STATE(ratelimit, 1 * HZ, 5);
|
|
|
|
if (__ratelimit(&ratelimit)) {
|
|
dev_dbg(wrp->dev, "Dump SWINF Info\n");
|
|
dev_dbg(wrp->dev, "SWINF_2_ACC=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_ACC));
|
|
dev_dbg(wrp->dev, "SWINF_2_WDATA_31_0=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_WDATA_31_0));
|
|
dev_dbg(wrp->dev, "SWINF_2_RDATA_31_0=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_RDATA_31_0));
|
|
dev_dbg(wrp->dev, "SWINF_2_STA=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_STA));
|
|
}
|
|
}
|
|
|
|
static void pwrap_monitor_setting(void)
|
|
{
|
|
dev_notice(wrp->dev, "MONITOR_CTRL=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WRITE=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE));
|
|
dev_notice(wrp->dev, "MONITOR_STA=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_STA));
|
|
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_0=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_0));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_0=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_0));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_0=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_0));
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 1
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_1=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_1));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_1=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_1));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_1=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_1));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 2
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_2=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_2));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_2=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_2));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_2=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_2));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 3
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_3=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_3));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_3=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_3));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_3=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_3));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 4
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_4=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_4));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_4=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_4));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_4=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_4));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 5
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_5=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_5));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_5=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_5));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_5=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_5));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 6
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_6=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_6));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_6=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_6));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_6=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_6));
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 7
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_CHAN_7=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_CHAN_7));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_ADDR_7=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_ADDR_7));
|
|
dev_notice(wrp->dev, "MONITOR_TARGET_WDATA_7=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WDATA_7));
|
|
#endif
|
|
}
|
|
|
|
static void pwrap_monitor_info(void)
|
|
{
|
|
unsigned int i, rdata = 0;
|
|
unsigned int *reg_addr;
|
|
|
|
static DEFINE_RATELIMIT_STATE(ratelimit, 1 * HZ, 5);
|
|
|
|
if (__ratelimit(&ratelimit)) {
|
|
dev_dbg(wrp->dev, "Dump Monitor Info\n");
|
|
pwrap_monitor_setting();
|
|
|
|
dev_notice(wrp->dev, "Dump Monitor Record\n");
|
|
for (i = 0; i <= 31; i++) {
|
|
reg_addr = wrp->base +
|
|
wrp->master->regs[PMIF_SPI_PMIF_MONITOR_RECORD_0_0] +
|
|
(i * 20);
|
|
rdata = readl(reg_addr);
|
|
dev_dbg(wrp->dev, "MONITOR_RECORD_%d_WRITE=0x%x\n", i,
|
|
PMIF_GET_MONITOR_REC_0_WRITE(rdata));
|
|
dev_dbg(wrp->dev, "MONITOR_RECORD_%d_CHAN=0x%x\n", i,
|
|
PMIF_GET_MONITOR_REC_0_CHAN(rdata));
|
|
dev_dbg(wrp->dev, "MONITOR_RECORD_%d_CMD=0x%x\n", i,
|
|
PMIF_GET_MONITOR_REC_0_CMD(rdata));
|
|
dev_dbg(wrp->dev, "MONITOR_RECORD_%d_ADDR=0x%x\n", i,
|
|
PMIF_GET_MONITOR_REC_0_ADDR(rdata));
|
|
|
|
reg_addr = wrp->base +
|
|
wrp->master->regs[PMIF_SPI_PMIF_MONITOR_RECORD_0_1] +
|
|
(i * 20);
|
|
rdata = readl(reg_addr);
|
|
dev_dbg(wrp->dev, "MONITOR_RECORD_%d_WDATA=0x%x\n", i,
|
|
PMIF_GET_MONITOR_REC_0_WDATA_31_0(rdata));
|
|
}
|
|
}
|
|
}
|
|
|
|
static void pwrap_sw_monitor_clr(void)
|
|
{
|
|
u32 rdata = 0;
|
|
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_IRQ_EVENT_EN_3);
|
|
|
|
/* Clear and Reenable SW Monitor */
|
|
if ((rdata & 0x8000000) != 0) {
|
|
|
|
/* Matching Mode */
|
|
pwrap_writel(wrp, 0x800, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
|
|
/* Enable HW Monitor set 1 for only write command */
|
|
pwrap_writel(wrp, 0x0003, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp, 0x405, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 1
|
|
/* Enable HW Monitor set 2 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 2, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 3, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 2
|
|
/* Enable HW Monitor set 3 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 4, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 4, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 3
|
|
/* Enable HW Monitor set 4 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 6, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 5, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 4
|
|
/* Enable HW Monitor set 5 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 8, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 6, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 5
|
|
/* Enable HW Monitor set 6 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 10, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 7, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 6
|
|
/* Enable HW Monitor set 7 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 12, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 8, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
|
|
#if PMIC_WRAP_HW_MONITOR_SET > 7
|
|
/* Enable HW Monitor set 8 for only write command */
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x3 << 14, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE);
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp,
|
|
rdata | 0x1 << 9, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
#endif
|
|
dev_notice(wrp->dev, "%s\n", __func__);
|
|
dev_notice(wrp->dev, "PMIF_SPI_PMIF_MONITOR_TARGET_WRITE=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_TARGET_WRITE));
|
|
dev_notice(wrp->dev, "PMIF_SPI_PMIF_MONITOR_CTRL=0x%x\n",
|
|
pwrap_readl(wrp, PMIF_SPI_PMIF_MONITOR_CTRL));
|
|
|
|
} else {
|
|
/* Logging Mode */
|
|
pwrap_writel(wrp, 0x800, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
pwrap_writel(wrp, 0x5, PMIF_SPI_PMIF_MONITOR_CTRL);
|
|
}
|
|
}
|
|
|
|
void pwrap_dump_and_recovery(void)
|
|
{
|
|
pwrap_dump_ap_register();
|
|
pwrap_dump_pmic_register();
|
|
}
|
|
|
|
static u32 pwrap_readl(struct pmic_wrapper *wrp, enum pwrap_regs reg)
|
|
{
|
|
return readl(wrp->base + wrp->master->regs[reg]);
|
|
}
|
|
|
|
static void pwrap_writel(struct pmic_wrapper *wrp, u32 val, enum pwrap_regs reg)
|
|
{
|
|
writel(val, wrp->base + wrp->master->regs[reg]);
|
|
}
|
|
|
|
static void pwrap_writel_1(struct pmic_wrapper *wrp, u32 val
|
|
, enum pwrap_regs reg)
|
|
{
|
|
writel(val, wrp->base1 + wrp->master->regs1[reg]);
|
|
}
|
|
|
|
static bool pwrap_is_fsm_idle(struct pmic_wrapper *wrp)
|
|
{
|
|
u32 val;
|
|
int ret;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
val = pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_STA);
|
|
ret = (PMIF_GET_SWINF_2_FSM(val) == PWRAP_WACS_FSM_IDLE);
|
|
} else {
|
|
val = pwrap_readl(wrp, PWRAP_WACS2_RDATA);
|
|
ret = (PWRAP_GET_WACS_FSM(val) == PWRAP_WACS_FSM_IDLE);
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
static bool pwrap_is_fsm_vldclr(struct pmic_wrapper *wrp)
|
|
{
|
|
u32 val;
|
|
int ret;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
val = pwrap_readl(wrp, PMIF_SPI_PMIF_SWINF_2_STA);
|
|
ret = (PMIF_GET_SWINF_2_FSM(val) == PWRAP_WACS_FSM_WFVLDCLR);
|
|
} else {
|
|
val = pwrap_readl(wrp, PWRAP_WACS2_RDATA);
|
|
ret = (PWRAP_GET_WACS_FSM(val) == PWRAP_WACS_FSM_WFVLDCLR);
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Timeout issue sometimes caused by the last read command
|
|
* failed because pmic wrap could not got the FSM_VLDCLR
|
|
* in time after finishing WACS2_CMD. It made state machine
|
|
* still on FSM_VLDCLR and timeout next time.
|
|
* Check the status of FSM and clear the vldclr to recovery the
|
|
* error.
|
|
*/
|
|
static inline void pwrap_leave_fsm_vldclr(struct pmic_wrapper *wrp)
|
|
{
|
|
if (pwrap_is_fsm_vldclr(wrp)) {
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))
|
|
pwrap_writel(wrp, 1, PMIF_SPI_PMIF_SWINF_2_VLD_CLR);
|
|
else
|
|
pwrap_writel(wrp, 1, PWRAP_WACS2_VLDCLR);
|
|
}
|
|
}
|
|
|
|
static bool pwrap_is_sync_idle(struct pmic_wrapper *wrp)
|
|
{
|
|
return pwrap_readl(wrp, PWRAP_WACS2_RDATA) & PWRAP_STATE_SYNC_IDLE0;
|
|
}
|
|
|
|
static bool pwrap_is_fsm_idle_and_sync_idle(struct pmic_wrapper *wrp)
|
|
{
|
|
u32 val = pwrap_readl(wrp, PWRAP_WACS2_RDATA);
|
|
|
|
return (PWRAP_GET_WACS_FSM(val) == PWRAP_WACS_FSM_IDLE) &&
|
|
(val & PWRAP_STATE_SYNC_IDLE0);
|
|
}
|
|
|
|
static int pwrap_timeout_ns(unsigned long long start_time_ns,
|
|
unsigned long long timeout_time_ns)
|
|
{
|
|
unsigned long long cur_time = 0;
|
|
unsigned long long elapse_time = 0;
|
|
|
|
/* get current tick */
|
|
cur_time = sched_clock(); /* ns */
|
|
|
|
/* avoid timer over flow exiting in FPGA env */
|
|
if (cur_time < start_time_ns)
|
|
start_time_ns = cur_time;
|
|
|
|
elapse_time = cur_time - start_time_ns;
|
|
|
|
/* check if timeout */
|
|
if (timeout_time_ns <= elapse_time) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] Timeout start time: %lld\n", start_time_ns);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] Timeout cur time: %lld\n", cur_time);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] Timeout elapse time: %lld\n", elapse_time);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] Timeout set timeout: %lld\n", timeout_time_ns);
|
|
return 1;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_wait_for_state(struct pmic_wrapper *wrp,
|
|
bool (*fp)(struct pmic_wrapper *))
|
|
{
|
|
unsigned long long start_time_ns = 0, timeout_ns = 0;
|
|
u32 vio_addr, vio_offset;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
#if defined(CONFIG_MACH_MT6833)
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MPU_V3))
|
|
vio_addr = PMIF_SPI_PMIF_PMIC_ALL_ACC_VIO_INFO_0;
|
|
else
|
|
#endif
|
|
vio_addr = PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0;
|
|
vio_offset = 0x80000000;
|
|
} else {
|
|
vio_addr = PWRAP_MPU_PMIC_ACC_VIO_INFO_0;
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MPU_V1))
|
|
vio_offset = 0x80000000;
|
|
else
|
|
vio_offset = 0x20000000;
|
|
}
|
|
|
|
start_time_ns = sched_clock();
|
|
timeout_ns = 10000 * 1000; /* 10000us */
|
|
|
|
do {
|
|
if (pwrap_timeout_ns(start_time_ns, timeout_ns)) {
|
|
if (fp(wrp))
|
|
return 0;
|
|
else if ((pwrap_readl(wrp, vio_addr) &
|
|
vio_offset) != 0) {
|
|
/* check if timeout is caused by mpu vio */
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] FSM Timeout MPU Violation\n");
|
|
return 1;
|
|
} else if (fp(wrp) == 0) {
|
|
dev_notice(wrp->dev, "[PWRAP] FSM Timeout\n");
|
|
|
|
if (HAS_CAP(wrp->master->caps,
|
|
PWRAP_CAP_ARB_V3)) {
|
|
pwrap_swinf_info();
|
|
pwrap_monitor_info();
|
|
pwrap_sw_monitor_clr();
|
|
} else {
|
|
pwrap_logging_at_isr();
|
|
pwrap_dump_ap_register();
|
|
}
|
|
|
|
aee_kernel_warning("PWRAP:FSM Timeout",
|
|
"PWRAP");
|
|
return -ETIMEDOUT;
|
|
}
|
|
}
|
|
if (fp(wrp))
|
|
return 0;
|
|
} while (1);
|
|
}
|
|
|
|
static int pwrap_read16(struct pmic_wrapper *wrp, u32 adr, u32 *rdata)
|
|
{
|
|
int ret = 0;
|
|
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_idle);
|
|
if (ret) {
|
|
pwrap_leave_fsm_vldclr(wrp);
|
|
return ret;
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))
|
|
pwrap_writel(wrp, adr, PMIF_SPI_PMIF_SWINF_2_ACC);
|
|
else
|
|
pwrap_writel(wrp, (adr >> 1) << 16, PWRAP_WACS2_CMD);
|
|
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_vldclr);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
*rdata = PWRAP_GET_WACS_RDATA(pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_SWINF_2_RDATA_31_0));
|
|
pwrap_writel(wrp, 1, PMIF_SPI_PMIF_SWINF_2_VLD_CLR);
|
|
} else {
|
|
*rdata = PWRAP_GET_WACS_RDATA(pwrap_readl(wrp,
|
|
PWRAP_WACS2_RDATA));
|
|
pwrap_writel(wrp, 1, PWRAP_WACS2_VLDCLR);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int pwrap_read_hal(struct pmic_wrapper *wrp, u32 adr, u32 *rdata)
|
|
{
|
|
return wrp->slave->pwrap_read(wrp, adr, rdata);
|
|
}
|
|
|
|
static int pwrap_read(struct pmic_wrapper *wrp, u32 adr, u32 *rdata)
|
|
{
|
|
return wrp->slave->pwrap_read(wrp, adr, rdata);
|
|
}
|
|
|
|
static int pwrap_write16(struct pmic_wrapper *wrp, u32 adr, u32 wdata)
|
|
{
|
|
int ret = 0;
|
|
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_idle);
|
|
if (ret) {
|
|
pwrap_leave_fsm_vldclr(wrp);
|
|
return ret;
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
pwrap_writel(wrp, wdata, PMIF_SPI_PMIF_SWINF_2_WDATA_31_0);
|
|
pwrap_writel(wrp, (1 << 29) | adr, PMIF_SPI_PMIF_SWINF_2_ACC);
|
|
} else {
|
|
pwrap_writel(wrp, (1 << 31) | ((adr >> 1) << 16) | wdata,
|
|
PWRAP_WACS2_CMD);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int pwrap_write_hal(struct pmic_wrapper *wrp, u32 adr, u32 wdata)
|
|
{
|
|
return wrp->slave->pwrap_write(wrp, adr, wdata);
|
|
}
|
|
|
|
static int pwrap_write(struct pmic_wrapper *wrp, u32 adr, u32 wdata)
|
|
{
|
|
return wrp->slave->pwrap_write(wrp, adr, wdata);
|
|
}
|
|
|
|
static int pwrap_regmap_read(void *context, u32 adr, u32 *rdata)
|
|
{
|
|
return pwrap_read(context, adr, rdata);
|
|
}
|
|
|
|
static int pwrap_regmap_write(void *context, u32 adr, u32 wdata)
|
|
{
|
|
return pwrap_write(context, adr, wdata);
|
|
}
|
|
|
|
static int pwrap_reset_spislave(struct pmic_wrapper *wrp)
|
|
{
|
|
int ret = 0, i = 0;
|
|
|
|
pwrap_writel(wrp, 0, PWRAP_HIPRIO_ARB_EN);
|
|
pwrap_writel(wrp, 0, PWRAP_WRAP_EN);
|
|
pwrap_writel(wrp, 1, PWRAP_MUX_SEL);
|
|
pwrap_writel(wrp, 1, PWRAP_MAN_EN);
|
|
pwrap_writel(wrp, 0, PWRAP_DIO_EN);
|
|
|
|
pwrap_writel(wrp, wrp->master->spi_w | PWRAP_MAN_CMD_OP_CSL,
|
|
PWRAP_MAN_CMD);
|
|
pwrap_writel(wrp, wrp->master->spi_w | PWRAP_MAN_CMD_OP_OUTS,
|
|
PWRAP_MAN_CMD);
|
|
pwrap_writel(wrp, wrp->master->spi_w | PWRAP_MAN_CMD_OP_CSH,
|
|
PWRAP_MAN_CMD);
|
|
|
|
for (i = 0; i < 4; i++)
|
|
pwrap_writel(wrp, wrp->master->spi_w | PWRAP_MAN_CMD_OP_OUTS,
|
|
PWRAP_MAN_CMD);
|
|
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_sync_idle);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "%s fail, ret=%d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
pwrap_writel(wrp, 0, PWRAP_MAN_EN);
|
|
pwrap_writel(wrp, 0, PWRAP_MUX_SEL);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* pwrap_init_sidly - configure serial input delay
|
|
*
|
|
* This configures the serial input delay. We can configure 0, 2, 4 or 6ns
|
|
* delay. Do a read test with all possible values and chose the best delay.
|
|
*/
|
|
static int pwrap_init_sidly(struct pmic_wrapper *wrp)
|
|
{
|
|
u32 rdata = 0;
|
|
u32 i = 0;
|
|
u32 pass = 0;
|
|
signed char dly[16] = {
|
|
-1, 0, 1, 0, 2, -1, 1, 1, 3, -1, -1, -1, 3, -1, 2, 1
|
|
};
|
|
|
|
for (i = 0; i < 4; i++) {
|
|
pwrap_writel(wrp, i, PWRAP_SIDLY);
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_READ_TEST],
|
|
&rdata);
|
|
if (rdata == PWRAP_DEW_READ_TEST_VAL) {
|
|
dev_dbg(wrp->dev, "[Read Test] pass, SIDLY=%x\n", i);
|
|
pass |= 1 << i;
|
|
}
|
|
}
|
|
|
|
if (dly[pass] < 0) {
|
|
dev_dbg(wrp->dev, "sidly pass range 0x%x not continuous\n",
|
|
pass);
|
|
return -EIO;
|
|
}
|
|
|
|
pwrap_writel(wrp, dly[pass], PWRAP_SIDLY);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_init_dual_io(struct pmic_wrapper *wrp)
|
|
{
|
|
int ret = 0;
|
|
u32 rdata = 0;
|
|
|
|
/* Enable Dual IO mode */
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_DIO_EN], 1);
|
|
|
|
/* Check IDLE & INIT_DONE in advance */
|
|
ret = pwrap_wait_for_state(wrp,
|
|
pwrap_is_fsm_idle_and_sync_idle);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "%s fail, ret=%d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
pwrap_writel(wrp, 1, PWRAP_DIO_EN);
|
|
|
|
/* Read Test */
|
|
pwrap_read(wrp,
|
|
wrp->slave->dew_regs[PWRAP_DEW_READ_TEST], &rdata);
|
|
if (rdata != PWRAP_DEW_READ_TEST_VAL) {
|
|
dev_dbg(wrp->dev,
|
|
"Read failed on DIO mode: 0x%04x!=0x%04x\n",
|
|
PWRAP_DEW_READ_TEST_VAL, rdata);
|
|
return -EFAULT;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* pwrap_init_chip_select_ext is used to configure CS extension time for each
|
|
* phase during data transactions on the pwrap bus.
|
|
*/
|
|
static void pwrap_init_chip_select_ext(struct pmic_wrapper *wrp, u8 hext_write,
|
|
u8 hext_read, u8 lext_start,
|
|
u8 lext_end)
|
|
{
|
|
/*
|
|
* After finishing a write and read transaction, extends CS high time
|
|
* to be at least xT of BUS CLK as hext_write and hext_read specifies
|
|
* respectively.
|
|
*/
|
|
pwrap_writel(wrp, hext_write, PWRAP_CSHEXT_WRITE);
|
|
pwrap_writel(wrp, hext_read, PWRAP_CSHEXT_READ);
|
|
|
|
/*
|
|
* Extends CS low time after CSL and before CSH command to be at
|
|
* least xT of BUS CLK as lext_start and lext_end specifies
|
|
* respectively.
|
|
*/
|
|
pwrap_writel(wrp, lext_start, PWRAP_CSLEXT_START);
|
|
pwrap_writel(wrp, lext_end, PWRAP_CSLEXT_END);
|
|
}
|
|
|
|
static int pwrap_common_init_reg_clock(struct pmic_wrapper *wrp)
|
|
{
|
|
switch (wrp->master->type) {
|
|
case PWRAP_MT6768:
|
|
case PWRAP_MT6771:
|
|
case PWRAP_MT6781:
|
|
case PWRAP_MT6785:
|
|
pwrap_writel(wrp, 0x8, PWRAP_RDDMY);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_RDDMY_NO], 0x8);
|
|
pwrap_init_chip_select_ext(wrp, 0x88, 0x55, 3, 0);
|
|
break;
|
|
case PWRAP_MT8173:
|
|
pwrap_init_chip_select_ext(wrp, 0, 4, 2, 2);
|
|
break;
|
|
case PWRAP_MT8135:
|
|
pwrap_writel(wrp, 0x4, PWRAP_CSHEXT);
|
|
pwrap_init_chip_select_ext(wrp, 0, 4, 0, 0);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_mt2701_init_reg_clock(struct pmic_wrapper *wrp)
|
|
{
|
|
switch (wrp->slave->type) {
|
|
case PMIC_MT6397:
|
|
pwrap_writel(wrp, 0xc, PWRAP_RDDMY);
|
|
pwrap_init_chip_select_ext(wrp, 4, 0, 2, 2);
|
|
break;
|
|
|
|
case PMIC_MT6323:
|
|
pwrap_writel(wrp, 0x8, PWRAP_RDDMY);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_RDDMY_NO], 0x8);
|
|
pwrap_init_chip_select_ext(wrp, 5, 0, 2, 2);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static bool pwrap_is_cipher_ready(struct pmic_wrapper *wrp)
|
|
{
|
|
return pwrap_readl(wrp, PWRAP_CIPHER_RDY) & 1;
|
|
}
|
|
|
|
static bool pwrap_is_pmic_cipher_ready(struct pmic_wrapper *wrp)
|
|
{
|
|
u32 rdata = 0;
|
|
int ret = 0;
|
|
|
|
ret = pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_RDY],
|
|
&rdata);
|
|
if (ret)
|
|
return 0;
|
|
|
|
return rdata == 1;
|
|
}
|
|
|
|
static int pwrap_init_cipher(struct pmic_wrapper *wrp)
|
|
{
|
|
int ret = 0;
|
|
u32 rdata = 0;
|
|
|
|
pwrap_writel(wrp, 0x1, PWRAP_CIPHER_SWRST);
|
|
pwrap_writel(wrp, 0x0, PWRAP_CIPHER_SWRST);
|
|
pwrap_writel(wrp, 0x1, PWRAP_CIPHER_KEY_SEL);
|
|
pwrap_writel(wrp, 0x2, PWRAP_CIPHER_IV_SEL);
|
|
|
|
switch (wrp->master->type) {
|
|
case PWRAP_MT8135:
|
|
pwrap_writel(wrp, 1, PWRAP_CIPHER_LOAD);
|
|
pwrap_writel(wrp, 1, PWRAP_CIPHER_START);
|
|
break;
|
|
case PWRAP_MT2701:
|
|
case PWRAP_MT6739:
|
|
case PWRAP_MT6765:
|
|
case PWRAP_MT6768:
|
|
case PWRAP_MT6771:
|
|
case PWRAP_MT6781:
|
|
case PWRAP_MT6785:
|
|
case PWRAP_MT8167:
|
|
case PWRAP_MT8168:
|
|
case PWRAP_MT8173:
|
|
default:
|
|
pwrap_writel(wrp, 1, PWRAP_CIPHER_EN);
|
|
break;
|
|
}
|
|
|
|
/* Config cipher mode @PMIC */
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_SWRST], 0x1);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_SWRST], 0x0);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_KEY_SEL], 0x1);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_IV_SEL], 0x2);
|
|
|
|
switch (wrp->slave->type) {
|
|
case PMIC_MT6397:
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_LOAD],
|
|
0x1);
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_START],
|
|
0x1);
|
|
break;
|
|
case PMIC_MT6323:
|
|
case PMIC_MT6357:
|
|
case PMIC_MT6358:
|
|
case PMIC_MT6359:
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_EN],
|
|
0x1);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
/* wait for cipher data ready@AP */
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_cipher_ready);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "cipher data ready@AP fail, ret=%d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/* wait for cipher data ready@PMIC */
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_pmic_cipher_ready);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev,
|
|
"timeout waiting for cipher data ready@PMIC\n");
|
|
return ret;
|
|
}
|
|
|
|
/* wait for cipher mode idle */
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_CIPHER_MODE], 0x1);
|
|
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_idle_and_sync_idle);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "cipher mode idle fail, ret=%d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
pwrap_writel(wrp, 1, PWRAP_CIPHER_MODE);
|
|
|
|
/* Write Test */
|
|
if (pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
PWRAP_DEW_WRITE_TEST_VAL) ||
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
&rdata) ||
|
|
(rdata != PWRAP_DEW_WRITE_TEST_VAL)) {
|
|
dev_dbg(wrp->dev, "rdata=0x%04X\n", rdata);
|
|
return -EFAULT;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_init_security(struct pmic_wrapper *wrp)
|
|
{
|
|
int ret = 0;
|
|
|
|
/* Enable encryption */
|
|
ret = pwrap_init_cipher(wrp);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* Signature checking - using CRC */
|
|
if (pwrap_write(wrp,
|
|
wrp->slave->dew_regs[PWRAP_DEW_CRC_EN], 0x1))
|
|
return -EFAULT;
|
|
|
|
pwrap_writel(wrp, 0x1, PWRAP_CRC_EN);
|
|
pwrap_writel(wrp, 0x0, PWRAP_SIG_MODE);
|
|
pwrap_writel(wrp, wrp->slave->dew_regs[PWRAP_DEW_CRC_VAL],
|
|
PWRAP_SIG_ADR);
|
|
pwrap_writel(wrp, wrp->master->arb_en_all, PWRAP_HIPRIO_ARB_EN);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_mt8135_init_soc_specific(struct pmic_wrapper *wrp)
|
|
{
|
|
/* enable pwrap events and pwrap bridge in AP side */
|
|
pwrap_writel(wrp, 0x1, PWRAP_EVENT_IN_EN);
|
|
pwrap_writel(wrp, 0xffff, PWRAP_EVENT_DST_EN);
|
|
writel(0x7f, wrp->bridge_base + PWRAP_MT8135_BRIDGE_IORD_ARB_EN);
|
|
writel(0x1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_WACS3_EN);
|
|
writel(0x1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_WACS4_EN);
|
|
writel(0x1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_WDT_UNIT);
|
|
writel(0xffff, wrp->bridge_base + PWRAP_MT8135_BRIDGE_WDT_SRC_EN);
|
|
writel(0x1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_TIMER_EN);
|
|
writel(0x7ff, wrp->bridge_base + PWRAP_MT8135_BRIDGE_INT_EN);
|
|
|
|
/* enable PMIC event out and sources */
|
|
if (pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_EVENT_OUT_EN],
|
|
0x1) ||
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_EVENT_SRC_EN],
|
|
0xffff)) {
|
|
dev_dbg(wrp->dev, "enable dewrap fail\n");
|
|
return -EFAULT;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_mt8173_init_soc_specific(struct pmic_wrapper *wrp)
|
|
{
|
|
/* PMIC_DEWRAP enables */
|
|
if (pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_EVENT_OUT_EN],
|
|
0x1) ||
|
|
pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_EVENT_SRC_EN],
|
|
0xffff)) {
|
|
dev_dbg(wrp->dev, "enable dewrap fail\n");
|
|
return -EFAULT;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_mt2701_init_soc_specific(struct pmic_wrapper *wrp)
|
|
{
|
|
/* GPS_INTF initialization */
|
|
switch (wrp->slave->type) {
|
|
case PMIC_MT6323:
|
|
pwrap_writel(wrp, 0x076c, PWRAP_ADC_CMD_ADDR);
|
|
pwrap_writel(wrp, 0x8000, PWRAP_PWRAP_ADC_CMD);
|
|
pwrap_writel(wrp, 0x072c, PWRAP_ADC_RDY_ADDR);
|
|
pwrap_writel(wrp, 0x072e, PWRAP_ADC_RDATA_ADDR1);
|
|
pwrap_writel(wrp, 0x0730, PWRAP_ADC_RDATA_ADDR2);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
void wake_up_pwrap(void)
|
|
{
|
|
dev_notice(wrp->dev, "[PWRAP] %s\n", __func__);
|
|
if (pwrap_thread_handle != NULL) {
|
|
pwrap_wake_lock(&pwrapThread_lock);
|
|
wake_up_process(pwrap_thread_handle);
|
|
} else {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] pwrap_thread_handle not ready\n");
|
|
return;
|
|
}
|
|
}
|
|
|
|
int pwrap_thread_kthread(void *x)
|
|
{
|
|
dev_notice(wrp->dev, "[PWRAP] enter kernel thread\n");
|
|
|
|
/* Run on a process content */
|
|
while (1) {
|
|
pwrap_reenable_pmic_logging();
|
|
pwrap_monitor_info();
|
|
pwrap_sw_monitor_clr();
|
|
aee_kernel_warning("PWRAP:HW Monitor match",
|
|
"PWRAP:HW Monitor match");
|
|
pwrap_wake_unlock(&pwrapThread_lock);
|
|
set_current_state(TASK_INTERRUPTIBLE);
|
|
schedule();
|
|
}
|
|
dev_notice(wrp->dev, "[PWRAP] kernel thread error\n");
|
|
return 0;
|
|
}
|
|
|
|
#if 0
|
|
static void pwrap_irq_thread_init(void)
|
|
{
|
|
pwrap_init_wake_lock(&pwrapThread_lock, "pwrapThread_lock wakelock");
|
|
|
|
/* create pwrap irq thread handler*/
|
|
pwrap_thread_handle = kthread_create(pwrap_thread_kthread,
|
|
(void *)NULL, "pwrap_thread");
|
|
if (IS_ERR(pwrap_thread_handle)) {
|
|
pwrap_thread_handle = NULL;
|
|
dev_notice(wrp->dev, "[PWRAP] kthread_create fails\n");
|
|
} else {
|
|
dev_notice(wrp->dev, "[PWRAP] kthread_create done\n");
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static int pwrap_mt8168_init_soc_specific(struct pmic_wrapper *wrp)
|
|
{
|
|
pwrap_writel(wrp, 0x3, PWRAP_TIMER_EN);
|
|
return 0;
|
|
}
|
|
|
|
static int pwrap_init(struct pmic_wrapper *wrp)
|
|
{
|
|
int ret = 0;
|
|
|
|
reset_control_reset(wrp->rstc);
|
|
if (wrp->rstc_bridge)
|
|
reset_control_reset(wrp->rstc_bridge);
|
|
|
|
if ((wrp->master->type == PWRAP_MT8173) ||
|
|
(wrp->master->type == PWRAP_MT8167)) {
|
|
/* Enable DCM */
|
|
pwrap_writel(wrp, 3, PWRAP_DCM_EN);
|
|
pwrap_writel(wrp, 0, PWRAP_DCM_DBC_PRD);
|
|
}
|
|
|
|
if (wrp->slave->type == PMIC_MT6397) {
|
|
pwrap_writel(wrp, 1, PWRAP_OP_TYPE);
|
|
pwrap_writel(wrp, 0, PWRAP_MSB_FIRST);
|
|
}
|
|
|
|
if (HAS_CAP(wrp->slave->caps, PWRAP_SLV_CAP_SPI)) {
|
|
/* Reset SPI slave */
|
|
ret = pwrap_reset_spislave(wrp);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
pwrap_writel(wrp, 1, PWRAP_WRAP_EN);
|
|
|
|
pwrap_writel(wrp, wrp->master->arb_en_all, PWRAP_HIPRIO_ARB_EN);
|
|
|
|
pwrap_writel(wrp, 1, PWRAP_WACS2_EN);
|
|
|
|
ret = wrp->master->init_reg_clock(wrp);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (HAS_CAP(wrp->slave->caps, PWRAP_SLV_CAP_SPI)) {
|
|
/* Setup serial input delay */
|
|
ret = pwrap_init_sidly(wrp);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
if (HAS_CAP(wrp->slave->caps, PWRAP_SLV_CAP_DUALIO)) {
|
|
/* Enable dual I/O mode */
|
|
ret = pwrap_init_dual_io(wrp);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
if (HAS_CAP(wrp->slave->caps, PWRAP_SLV_CAP_SECURITY)) {
|
|
/* Enable security on bus */
|
|
ret = pwrap_init_security(wrp);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
if (wrp->master->type == PWRAP_MT8135)
|
|
pwrap_writel(wrp, 0x7, PWRAP_RRARB_EN);
|
|
|
|
pwrap_writel(wrp, 0x1, PWRAP_WACS0_EN);
|
|
pwrap_writel(wrp, 0x1, PWRAP_WACS1_EN);
|
|
pwrap_writel(wrp, 0x1, PWRAP_WACS2_EN);
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2))
|
|
pwrap_writel(wrp, 0x1, PWRAP_WACS3_EN);
|
|
|
|
pwrap_writel(wrp, 0x5, PWRAP_STAUPD_PRD);
|
|
pwrap_writel(wrp, 0xff, PWRAP_STAUPD_GRPEN);
|
|
|
|
if (wrp->master->init_soc_specific) {
|
|
ret = wrp->master->init_soc_specific(wrp);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
/* Setup the init done registers */
|
|
pwrap_writel(wrp, 1, PWRAP_INIT_DONE0);
|
|
pwrap_writel(wrp, 1, PWRAP_INIT_DONE1);
|
|
pwrap_writel(wrp, 1, PWRAP_INIT_DONE2);
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2))
|
|
pwrap_writel(wrp, 1, PWRAP_INIT_DONE3);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_BRIDGE)) {
|
|
writel(1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_INIT_DONE3);
|
|
writel(1, wrp->bridge_base + PWRAP_MT8135_BRIDGE_INIT_DONE4);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static irqreturn_t pwrap_interrupt(int irqno, void *dev_id)
|
|
{
|
|
u32 rdata = 0, int0_flg = 0, int1_flg = 0, int3_flg = 0, ret = 0;
|
|
u32 wdt0_src_en = 0, wdt0_flg = 0, wdt1_src_en = 0, wdt1_flg = 0;
|
|
#if defined(CONFIG_MACH_MT6853) || defined(CONFIG_MACH_MT6833)
|
|
u32 int4_flg = 0;
|
|
#endif
|
|
struct pmic_wrapper *wrp = dev_id;
|
|
const struct pwrap_slv_type *slv = wrp->slave;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_INT1_EN)) {
|
|
int0_flg = pwrap_readl(wrp, PWRAP_INT0_FLG);
|
|
if ((int0_flg & 0xffffffff) != 0) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] INT0 error:0x%x\n", int0_flg);
|
|
pwrap_writel(wrp, int0_flg, PWRAP_INT0_CLR);
|
|
/* need to enable after SQC debug
|
|
*if ((int0_flg & 0x02) == 0x02)
|
|
* exec_ccci_kern_func_by_md_id
|
|
* (MD_SYS1, ID_FORCE_MD_ASSERT, NULL, 0);
|
|
*/
|
|
}
|
|
int1_flg = pwrap_readl(wrp, PWRAP_INT1_FLG);
|
|
if ((int1_flg & 0xffffffff) != 0) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] INT1 error:0x%x\n", int1_flg);
|
|
|
|
if (((int1_flg & (0x3 << 11)) != 0) ||
|
|
(HAS_CAP(wrp->master->caps, PWRAP_CAP_MPU_V1) &&
|
|
((int1_flg & (0x3 << 26)) != 0))) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] MPU Access Violation\n");
|
|
pwrap_mpu_info();
|
|
pwrap_logging_at_isr();
|
|
pwrap_reenable_pmic_logging();
|
|
pwrap_dump_ap_register();
|
|
aee_kernel_warning("PWRAP:MPU Violation",
|
|
"PWRAP:MPU Violation");
|
|
pwrap_writel(wrp, int1_flg, PWRAP_INT1_CLR);
|
|
} else {
|
|
pwrap_dump_all_register();
|
|
pwrap_writel(wrp, 0xffffe7ff, PWRAP_INT1_CLR);
|
|
}
|
|
}
|
|
|
|
if ((int0_flg & 0x01) == 0x01) {
|
|
wdt0_src_en = pwrap_readl(wrp, PWRAP_WDT_SRC_EN);
|
|
wdt0_flg = pwrap_readl(wrp, PWRAP_WDT_FLG);
|
|
dev_notice(wrp->dev, "[PWRAP] WDT Timeout\n");
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] WDT_SRC_EN_0=0x%x\n", wdt0_src_en);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] WDT_FLG_0=0x%x\n", wdt0_flg);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2)) {
|
|
wdt1_src_en =
|
|
pwrap_readl(wrp, PWRAP_WDT_SRC_EN_1);
|
|
wdt1_flg = pwrap_readl(wrp, PWRAP_WDT_FLG_1);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] WDT_SRC_EN_1=0x%x\n", wdt1_src_en);
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] WDT_FLG_1=0x%x\n", wdt1_flg);
|
|
}
|
|
|
|
if ((wdt0_flg & 0x4000) == 0x4000) {
|
|
dev_notice(wrp->dev, "[PWRAP] MD DVFS HW Timeout\n");
|
|
pwrap_logging_at_isr();
|
|
pwrap_dump_ap_register();
|
|
aee_kernel_warning("PWRAP:WDT MD DVFS HW Timeout",
|
|
"PWRAP:WDT MD DVFS HW Timeout");
|
|
}
|
|
} else if ((int0_flg & 0x02) == 0x02) {
|
|
dev_dbg(wrp->dev, "[PWRAP] CRC Error\n");
|
|
pwrap_logging_at_isr();
|
|
pwrap_reenable_pmic_logging();
|
|
pwrap_dump_ap_register();
|
|
/*
|
|
*snprintf(str, 50, "PWRAP CRC=0x%x",
|
|
* pwrap_readl(wrp, PWRAP_SIG_ERRVAL));
|
|
*aee_kernel_warning(str, str);
|
|
*/
|
|
pwrap_writel(wrp, wrp->master->int_en_all,
|
|
PWRAP_INT_EN);
|
|
/* Clear spislv CRC sta */
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x1);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev, "clr fail, ret=%x\n", ret);
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x0);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev, "clr fail, ret=%x\n", ret);
|
|
pwrap_write(wrp, slv->dew_regs[PWRAP_DEW_CRC_EN], 0x0);
|
|
pwrap_writel(wrp, 0x0, PWRAP_CRC_EN);
|
|
pwrap_writel(wrp,
|
|
pwrap_readl(wrp, PWRAP_STAUPD_GRPEN) & 0x1fe,
|
|
PWRAP_STAUPD_GRPEN);
|
|
}
|
|
} else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
|
|
int3_flg = pwrap_readl(wrp, PMIF_SPI_PMIF_IRQ_FLAG_3);
|
|
if ((int3_flg & 0xffffffff) != 0) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] INT3 error:0x%x\n", int3_flg);
|
|
#if defined(CONFIG_MACH_MT6853) || defined(CONFIG_MACH_MT6833)
|
|
if ((int3_flg & (0x1 << 17)) != 0) {
|
|
dev_dbg(wrp->dev, "[PWRAP] CRC Error\n");
|
|
pwrap_reenable_pmic_logging();
|
|
pwrap_swinf_info();
|
|
pwrap_monitor_info();
|
|
pwrap_sw_monitor_clr();
|
|
|
|
pwrap_writel(wrp, wrp->master->int_en_all,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_3);
|
|
|
|
/* Clear spislv CRC state */
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x1);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev,
|
|
"clr fail, ret=%x\n", ret);
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x0);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev,
|
|
"clr fail, ret=%x\n", ret);
|
|
pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_EN], 0x0);
|
|
pwrap_writel(wrp, 0x0, PMIF_SPI_PMIF_CRC_CTRL);
|
|
pwrap_writel(wrp, pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_STAUPD_CTRL) &
|
|
0x1fe,
|
|
PMIF_SPI_PMIF_STAUPD_CTRL);
|
|
} else if ((int3_flg & (0x3 << 19)) != 0) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] MPU Access Violation\n");
|
|
pwrap_mpu_info();
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0);
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0);
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0);
|
|
|
|
aee_kernel_warning("PWRAP:MPU Violation",
|
|
"PWRAP:MPU Violation");
|
|
|
|
}
|
|
|
|
pwrap_writel(wrp, int3_flg, PMIF_SPI_PMIF_IRQ_CLR_3);
|
|
#else
|
|
if ((int3_flg & (0x1 << 2)) != 0) {
|
|
dev_dbg(wrp->dev, "[PWRAP] CRC Error\n");
|
|
pwrap_reenable_pmic_logging();
|
|
pwrap_swinf_info();
|
|
pwrap_monitor_info();
|
|
pwrap_sw_monitor_clr();
|
|
|
|
pwrap_writel(wrp, wrp->master->int_en_all,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_3);
|
|
|
|
/* Clear spislv CRC state */
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x1);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev,
|
|
"clr fail, ret=%x\n", ret);
|
|
ret = pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_SWRST], 0x0);
|
|
if (ret != 0)
|
|
dev_dbg(wrp->dev,
|
|
"clr fail, ret=%x\n", ret);
|
|
pwrap_write(wrp,
|
|
slv->dew_regs[PWRAP_DEW_CRC_EN], 0x0);
|
|
pwrap_writel(wrp, 0x0, PMIF_SPI_PMIF_CRC_CTRL);
|
|
pwrap_writel(wrp, pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_STAUPD_CTRL) &
|
|
0x1fe,
|
|
PMIF_SPI_PMIF_STAUPD_CTRL);
|
|
} else if ((int3_flg & (0x3 << 4)) != 0) {
|
|
dev_notice(wrp->dev,
|
|
"[PWRAP] MPU Access Violation\n");
|
|
pwrap_mpu_info();
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIC_ACC_VIO_INFO_0);
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIC_ACC_SCP_VIO_INFO_0);
|
|
|
|
rdata = pwrap_readl(wrp,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0);
|
|
if (rdata & 0x80000000)
|
|
pwrap_writel(wrp, rdata | 0x80000000,
|
|
PMIF_SPI_PMIF_PMIF_ACC_VIO_INFO_0);
|
|
|
|
aee_kernel_warning("PWRAP:MPU Violation",
|
|
"PWRAP:MPU Violation");
|
|
|
|
} else if ((int3_flg & (0x1 << 27)) != 0) {
|
|
dev_dbg(wrp->dev, "[PWRAP] HW Monitor match\n");
|
|
wake_up_pwrap();
|
|
} else if ((int3_flg & (0x1 << 28)) != 0) {
|
|
dev_dbg(wrp->dev, "[PWRAP] WDT Timeout\n");
|
|
}
|
|
|
|
pwrap_writel(wrp, int3_flg, PMIF_SPI_PMIF_IRQ_CLR_3);
|
|
#endif
|
|
}
|
|
#if defined(CONFIG_MACH_MT6853) || defined(CONFIG_MACH_MT6833)
|
|
int4_flg = pwrap_readl(wrp, PMIF_SPI_PMIF_IRQ_FLAG_4);
|
|
if ((int4_flg & 0xffffffff) != 0) {
|
|
if ((int4_flg & (0x1 << 10)) != 0) {
|
|
dev_notice(wrp->dev, "[PWRAP] HW Monitor match\n");
|
|
wake_up_pwrap();
|
|
} else if ((int4_flg & (0x1 << 11)) != 0) {
|
|
dev_dbg(wrp->dev, "[PWRAP] WDT Timeout\n");
|
|
}
|
|
pwrap_writel(wrp, int4_flg, PMIF_SPI_PMIF_IRQ_CLR_4);
|
|
}
|
|
#endif
|
|
} else {
|
|
rdata = pwrap_readl(wrp, PWRAP_INT_FLG);
|
|
|
|
dev_dbg(wrp->dev, "unexpected interrupt int=0x%x\n", rdata);
|
|
|
|
pwrap_writel(wrp, 0xffffffff, PWRAP_INT_CLR);
|
|
}
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static const struct regmap_config pwrap_regmap_config16 = {
|
|
.reg_bits = 16,
|
|
.val_bits = 16,
|
|
.reg_stride = 2,
|
|
.reg_read = pwrap_regmap_read,
|
|
.reg_write = pwrap_regmap_write,
|
|
.max_register = 0xffff,
|
|
.fast_io = true,
|
|
};
|
|
|
|
static const struct regmap_config pwrap_regmap_config32 = {
|
|
.reg_bits = 32,
|
|
.val_bits = 32,
|
|
.reg_stride = 4,
|
|
.reg_read = pwrap_regmap_read,
|
|
.reg_write = pwrap_regmap_write,
|
|
.max_register = 0xffff,
|
|
.fast_io = true,
|
|
};
|
|
|
|
static const struct pwrap_slv_type pmic_mt6323 = {
|
|
.dew_regs = mt6323_regs,
|
|
.type = PMIC_MT6323,
|
|
.regmap = &pwrap_regmap_config16,
|
|
.caps = PWRAP_SLV_CAP_SPI | PWRAP_SLV_CAP_DUALIO |
|
|
PWRAP_SLV_CAP_SECURITY,
|
|
.pwrap_read = pwrap_read16,
|
|
.pwrap_write = pwrap_write16,
|
|
};
|
|
|
|
static const struct pwrap_slv_type pmic_mt6397 = {
|
|
.dew_regs = mt6397_regs,
|
|
.type = PMIC_MT6397,
|
|
.regmap = &pwrap_regmap_config16,
|
|
.caps = PWRAP_SLV_CAP_SPI | PWRAP_SLV_CAP_DUALIO |
|
|
PWRAP_SLV_CAP_SECURITY,
|
|
.pwrap_read = pwrap_read16,
|
|
.pwrap_write = pwrap_write16,
|
|
};
|
|
|
|
static const struct pwrap_slv_type pmic_mt6357 = {
|
|
.dew_regs = mt6357_regs,
|
|
.type = PMIC_MT6357,
|
|
.regmap = &pwrap_regmap_config16,
|
|
.caps = 0,
|
|
.pwrap_read = pwrap_read16,
|
|
.pwrap_write = pwrap_write16,
|
|
};
|
|
|
|
static const struct pwrap_slv_type pmic_mt6358 = {
|
|
.dew_regs = mt6358_regs,
|
|
.type = PMIC_MT6358,
|
|
.regmap = &pwrap_regmap_config16,
|
|
.caps = 0,
|
|
.pwrap_read = pwrap_read16,
|
|
.pwrap_write = pwrap_write16,
|
|
};
|
|
|
|
static const struct pwrap_slv_type pmic_mt6359 = {
|
|
.dew_regs = mt6359_regs,
|
|
.type = PMIC_MT6359,
|
|
.regmap = &pwrap_regmap_config16,
|
|
.caps = 0,
|
|
.pwrap_read = pwrap_read16,
|
|
.pwrap_write = pwrap_write16,
|
|
};
|
|
|
|
static const struct of_device_id of_slave_match_tbl[] = {
|
|
{
|
|
.compatible = "mediatek,mt6323",
|
|
.data = &pmic_mt6323,
|
|
}, {
|
|
.compatible = "mediatek,mt6357-pmic",
|
|
.data = &pmic_mt6357,
|
|
}, {
|
|
.compatible = "mediatek,mt6358-pmic",
|
|
.data = &pmic_mt6358,
|
|
}, {
|
|
.compatible = "mediatek,mt6359-pmic",
|
|
.data = &pmic_mt6359,
|
|
}, {
|
|
.compatible = "mediatek,mt6392",
|
|
.data = &pmic_mt6323,
|
|
}, {
|
|
.compatible = "mediatek,mt6397",
|
|
.data = &pmic_mt6397,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_slave_match_tbl);
|
|
|
|
static const struct pmic_wrapper_type pwrap_mt2701 = {
|
|
.regs = mt2701_regs,
|
|
.type = PWRAP_MT2701,
|
|
.arb_en_all = 0x3f,
|
|
.int_en_all = ~(u32)(BIT(31) | BIT(2)),
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE_NEW,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_RESET | PWRAP_CAP_DCM,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_mt2701_init_reg_clock,
|
|
.init_soc_specific = pwrap_mt2701_init_soc_specific,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6739 = {
|
|
.regs = mt6739_regs,
|
|
.type = PWRAP_MT6739,
|
|
.arb_en_all = 0x3fd25,
|
|
.int_en_all = 0xffffffff,
|
|
.int1_en_all = 0xfff,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V1 | PWRAP_CAP_ARB_V1,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6765 = {
|
|
.regs = mt6765_regs,
|
|
.type = PWRAP_MT6765,
|
|
.arb_en_all = 0x3fd35,
|
|
.int_en_all = 0xffffffff,
|
|
.int1_en_all = 0xfff,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V1 | PWRAP_CAP_ARB_V1,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6768 = {
|
|
.regs = mt6768_regs,
|
|
.type = PWRAP_MT6768,
|
|
.arb_en_all = 0xfb27f,
|
|
.int_en_all = 0xfffffffe, /* disable WatchDog Timeout for bit 1 */
|
|
.int1_en_all = 0x000017ff, /* disable Matching interrupt for bit 13 */
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V2 | PWRAP_CAP_ARB_V2,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V2,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6771 = {
|
|
.regs = mt6771_regs,
|
|
.type = PWRAP_MT6771,
|
|
.arb_en_all = 0x3fa75,
|
|
.int_en_all = 0xc0001ff,
|
|
.int1_en_all = 0xeef7ffff,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V1 | PWRAP_CAP_ARB_V1 |
|
|
PWRAP_CAP_MPU_V1,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6781 = {
|
|
.regs = mt6781_regs,
|
|
.type = PWRAP_MT6781,
|
|
.arb_en_all = 0xfb27f,
|
|
.int_en_all = 0xfffffffe, /* disable WatchDog Timeout for bit 1 */
|
|
.int1_en_all = 0x000017ff, /* disable Matching interrupt for bit 13 */
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V2 | PWRAP_CAP_ARB_V2,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V2,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6785 = {
|
|
.regs = mt6785_regs,
|
|
.type = PWRAP_MT6785,
|
|
.arb_en_all = 0xfbb7f,
|
|
.int_en_all = 0xfffffffe, /* disable WatchDog Timeout for bit 1 */
|
|
.int1_en_all = 0x000017ff, /* disable Matching interrupt for bit 13 */
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.wdt_src1 = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V2 | PWRAP_CAP_ARB_V2,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V2,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6833 = {
|
|
.regs = mt6833_regs,
|
|
.regs1 = mt6833_regs1,
|
|
.type = PWRAP_MT6833,
|
|
.arb_en_all = 0x777f,
|
|
.int_en_all = 0x0,
|
|
.int1_en_all = 0x1000,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_ARB_V3 | PWRAP_CAP_ULPOSC_CLK | PWRAP_CAP_MPU_V3,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V3,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6877 = {
|
|
.regs = mt6877_regs,
|
|
.regs1 = mt6877_regs1,
|
|
.type = PWRAP_MT6877,
|
|
.arb_en_all = 0x777f,
|
|
.int_en_all = 0x0,
|
|
.int1_en_all = 0x1000,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_ARB_V3 | PWRAP_CAP_ULPOSC_CLK,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V3,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6853 = {
|
|
.regs = mt6853_regs,
|
|
.regs1 = mt6853_regs1,
|
|
.type = PWRAP_MT6853,
|
|
.arb_en_all = 0x777f,
|
|
.int_en_all = 0x180000,
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_ARB_V3 | PWRAP_CAP_ULPOSC_CLK,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V3,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6873 = {
|
|
.regs = mt6873_regs,
|
|
.regs1 = mt6873_regs1,
|
|
.type = PWRAP_MT6873,
|
|
.arb_en_all = 0x777f,
|
|
.int_en_all = 0x30,
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_ARB_V3 | PWRAP_CAP_ULPOSC_CLK,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V3,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt6885 = {
|
|
.regs = mt6885_regs,
|
|
.regs1 = mt6885_regs1,
|
|
.type = PWRAP_MT6885,
|
|
.arb_en_all = 0x777f,
|
|
.int_en_all = 0x30,
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_ARB_V3 | PWRAP_CAP_ULPOSC_CLK,
|
|
.init_done = PWRAP_STATE_INIT_DONE0_V3,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = NULL,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt8135 = {
|
|
.regs = mt8135_regs,
|
|
.type = PWRAP_MT8135,
|
|
.arb_en_all = 0x1ff,
|
|
.int_en_all = ~(u32)(BIT(31) | BIT(1)),
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 1,
|
|
.caps = PWRAP_CAP_BRIDGE | PWRAP_CAP_RESET | PWRAP_CAP_DCM,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = pwrap_mt8135_init_soc_specific,
|
|
};
|
|
|
|
static const struct pmic_wrapper_type pwrap_mt8167 = {
|
|
.regs = mt8167_regs,
|
|
.type = PWRAP_MT8167,
|
|
.arb_en_all = 0xff,
|
|
.int_en_all = ~(u32)(BIT(31) | BIT(2)),
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_DCM,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_mt2701_init_reg_clock,
|
|
.init_soc_specific = pwrap_mt2701_init_soc_specific,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt8168 = {
|
|
.regs = mt8168_regs,
|
|
.type = PWRAP_MT8168,
|
|
.arb_en_all = 0x3fd25,
|
|
.int_en_all = 0x7,
|
|
.int1_en_all = 0xffffd800,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_ALL,
|
|
.wdt_src1 = PWRAP_WDT_SRC_MASK_ALL,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_INT1_EN | PWRAP_CAP_MONITOR_V1 |
|
|
PWRAP_CAP_ARB_V1 | PWRAP_CAP_SYS_CLK,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = pwrap_mt8168_init_soc_specific,
|
|
};
|
|
|
|
static struct pmic_wrapper_type pwrap_mt8173 = {
|
|
.regs = mt8173_regs,
|
|
.type = PWRAP_MT8173,
|
|
.arb_en_all = 0x3f,
|
|
.int_en_all = ~(u32)(BIT(31) | BIT(1)),
|
|
.int1_en_all = 0,
|
|
.spi_w = PWRAP_MAN_CMD_SPI_WRITE,
|
|
.wdt_src = PWRAP_WDT_SRC_MASK_NO_STAUPD,
|
|
.has_bridge = 0,
|
|
.caps = PWRAP_CAP_RESET | PWRAP_CAP_DCM,
|
|
.init_done = PWRAP_STATE_INIT_DONE0,
|
|
.init_reg_clock = pwrap_common_init_reg_clock,
|
|
.init_soc_specific = pwrap_mt8173_init_soc_specific,
|
|
};
|
|
|
|
static const struct of_device_id of_pwrap_match_tbl[] = {
|
|
{
|
|
.compatible = "mediatek,mt2701-pwrap",
|
|
.data = &pwrap_mt2701,
|
|
}, {
|
|
.compatible = "mediatek,mt6739-pwrap",
|
|
.data = &pwrap_mt6739,
|
|
}, {
|
|
.compatible = "mediatek,mt6765-pwrap",
|
|
.data = &pwrap_mt6765,
|
|
}, {
|
|
.compatible = "mediatek,mt6768-pwrap",
|
|
.data = &pwrap_mt6768,
|
|
}, {
|
|
.compatible = "mediatek,pwrap",
|
|
.data = &pwrap_mt6771,
|
|
}, {
|
|
.compatible = "mediatek,mt6781-pwrap",
|
|
.data = &pwrap_mt6781,
|
|
}, {
|
|
.compatible = "mediatek,mt6785-pwrap",
|
|
.data = &pwrap_mt6785,
|
|
}, {
|
|
.compatible = "mediatek,mt6833-pwrap",
|
|
.data = &pwrap_mt6833,
|
|
}, {
|
|
.compatible = "mediatek,mt6853-pwrap",
|
|
.data = &pwrap_mt6853,
|
|
}, {
|
|
.compatible = "mediatek,mt6873-pwrap",
|
|
.data = &pwrap_mt6873,
|
|
}, {
|
|
.compatible = "mediatek,mt6877-pwrap",
|
|
.data = &pwrap_mt6877,
|
|
}, {
|
|
.compatible = "mediatek,mt6885-pwrap",
|
|
.data = &pwrap_mt6885,
|
|
}, {
|
|
.compatible = "mediatek,mt8135-pwrap",
|
|
.data = &pwrap_mt8135,
|
|
}, {
|
|
.compatible = "mediatek,mt8167-pwrap",
|
|
.data = &pwrap_mt8167,
|
|
}, {
|
|
.compatible = "mediatek,mt8168-pwrap",
|
|
.data = &pwrap_mt8168,
|
|
}, {
|
|
.compatible = "mediatek,mt8173-pwrap",
|
|
.data = &pwrap_mt8173,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_pwrap_match_tbl);
|
|
|
|
struct regmap *pwrap_node_to_regmap(struct device_node *np)
|
|
{
|
|
struct platform_device *pdev;
|
|
struct pmic_wrapper *wrp;
|
|
|
|
pdev = of_find_device_by_node(np);
|
|
|
|
if (!pdev)
|
|
return ERR_PTR(-ENODEV);
|
|
|
|
wrp = platform_get_drvdata(pdev);
|
|
|
|
if (IS_ERR_OR_NULL(wrp))
|
|
return NULL;
|
|
else
|
|
return wrp->regmap;
|
|
|
|
}
|
|
EXPORT_SYMBOL_GPL(pwrap_node_to_regmap);
|
|
|
|
/********************************************************************/
|
|
/* return value : EINT_STA: [0]: CPU IRQ status in PMIC1 */
|
|
/* [1]: MD32 IRQ status in PMIC1 */
|
|
/* [2]: CPU IRQ status in PMIC2 */
|
|
/* [3]: RESERVED */
|
|
/********************************************************************/
|
|
u32 pmic_wrap_eint_status(void)
|
|
{
|
|
dev_dbg(wrp->dev,
|
|
"%s:0x%x\n", __func__,
|
|
pwrap_readl(wrp, PWRAP_EINT_STA));
|
|
return pwrap_readl(wrp, PWRAP_EINT_STA);
|
|
}
|
|
EXPORT_SYMBOL(pmic_wrap_eint_status);
|
|
|
|
/********************************************************************/
|
|
/* set value(W1C) : EINT_CLR: [0]: CPU IRQ status in PMIC1 */
|
|
/* [1]: MD32 IRQ status in PMIC1 */
|
|
/* [2]: CPU IRQ status in PMIC2 */
|
|
/* [3]: RESERVED */
|
|
/* para: offset is shift of clear bit which needs to clear */
|
|
/********************************************************************/
|
|
void pmic_wrap_eint_clr(int offset)
|
|
{
|
|
dev_dbg(wrp->dev, "%s\n", __func__);
|
|
pwrap_writel(wrp, offset, PWRAP_EINT_CLR);
|
|
}
|
|
EXPORT_SYMBOL(pmic_wrap_eint_clr);
|
|
|
|
static int pwrap_probe(struct platform_device *pdev)
|
|
{
|
|
int ret = 0, irq = 0;
|
|
u32 rdata = 0;
|
|
struct device_node *np = pdev->dev.of_node;
|
|
const struct of_device_id *of_id =
|
|
of_match_device(of_pwrap_match_tbl, &pdev->dev);
|
|
const struct of_device_id *of_slave_id = NULL;
|
|
struct resource *res;
|
|
|
|
if (!of_id) {
|
|
dev_dbg(&pdev->dev, "Error: No device match found\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (pdev->dev.of_node->child)
|
|
of_slave_id = of_match_node(of_slave_match_tbl,
|
|
pdev->dev.of_node->child);
|
|
|
|
if (!of_slave_id) {
|
|
dev_dbg(&pdev->dev, "slave pmic should be defined in dts\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
wrp = devm_kzalloc(&pdev->dev, sizeof(*wrp), GFP_KERNEL);
|
|
if (!wrp)
|
|
return -ENOMEM;
|
|
|
|
platform_set_drvdata(pdev, wrp);
|
|
|
|
wrp->master = of_id->data;
|
|
wrp->slave = of_slave_id->data;
|
|
wrp->dev = &pdev->dev;
|
|
|
|
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "pwrap");
|
|
wrp->base = devm_ioremap_resource(wrp->dev, res);
|
|
if (IS_ERR(wrp->base))
|
|
return PTR_ERR(wrp->base);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
res = platform_get_resource_byname(pdev,
|
|
IORESOURCE_MEM, "spi_mst");
|
|
wrp->base1 = devm_ioremap_resource(wrp->dev, res);
|
|
if (IS_ERR(wrp->base1))
|
|
return PTR_ERR(wrp->base1);
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_RESET)) {
|
|
wrp->rstc = devm_reset_control_get(wrp->dev, "pwrap");
|
|
if (IS_ERR(wrp->rstc)) {
|
|
ret = PTR_ERR(wrp->rstc);
|
|
dev_dbg(wrp->dev, "cannot get pwrap reset: %d\n", ret);
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_BRIDGE)) {
|
|
res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
|
|
"pwrap-bridge");
|
|
wrp->bridge_base = devm_ioremap_resource(wrp->dev, res);
|
|
if (IS_ERR(wrp->bridge_base))
|
|
return PTR_ERR(wrp->bridge_base);
|
|
|
|
wrp->rstc_bridge = devm_reset_control_get(wrp->dev,
|
|
"pwrap-bridge");
|
|
if (IS_ERR(wrp->rstc_bridge)) {
|
|
ret = PTR_ERR(wrp->rstc_bridge);
|
|
dev_dbg(wrp->dev,
|
|
"cannot get pwrap-bridge reset: %d\n", ret);
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
wrp->clk_spi = devm_clk_get(wrp->dev, "spi");
|
|
if (IS_ERR(wrp->clk_spi)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_spi));
|
|
return PTR_ERR(wrp->clk_spi);
|
|
}
|
|
|
|
wrp->clk_wrap = devm_clk_get(wrp->dev, "wrap");
|
|
if (IS_ERR(wrp->clk_wrap)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_wrap));
|
|
return PTR_ERR(wrp->clk_wrap);
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ULPOSC_CLK)) {
|
|
wrp->clk_ulposc = devm_clk_get(wrp->dev, "ulposc");
|
|
if (IS_ERR(wrp->clk_ulposc)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_ulposc));
|
|
return PTR_ERR(wrp->clk_ulposc);
|
|
}
|
|
|
|
wrp->clk_ulposc_osc = devm_clk_get(wrp->dev, "ulposc_osc");
|
|
if (IS_ERR(wrp->clk_ulposc_osc)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_ulposc_osc));
|
|
return PTR_ERR(wrp->clk_ulposc_osc);
|
|
}
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_SYS_CLK)) {
|
|
wrp->clk_wrap_sys = devm_clk_get(wrp->dev, "wrap_sys");
|
|
if (IS_ERR(wrp->clk_wrap_sys)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_wrap_sys));
|
|
return PTR_ERR(wrp->clk_wrap_sys);
|
|
}
|
|
|
|
wrp->clk_wrap_tmr = devm_clk_get(wrp->dev, "wrap_tmr");
|
|
if (IS_ERR(wrp->clk_wrap_tmr)) {
|
|
dev_dbg(wrp->dev, "failed to get clock: %ld\n",
|
|
PTR_ERR(wrp->clk_wrap_tmr));
|
|
return PTR_ERR(wrp->clk_wrap_tmr);
|
|
}
|
|
}
|
|
|
|
/* Add priority adjust setting, it used to avoid starvation */
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_PRIORITY_SEL)) {
|
|
pwrap_writel(wrp, 0x6543C210, PWRAP_PRIORITY_USER_SEL_0);
|
|
pwrap_writel(wrp, 0xFEDBA987, PWRAP_PRIORITY_USER_SEL_1);
|
|
pwrap_writel(wrp, 0x87654210, PWRAP_ARBITER_OUT_SEL_0);
|
|
pwrap_writel(wrp, 0xFED3CBA9, PWRAP_ARBITER_OUT_SEL_1);
|
|
}
|
|
|
|
ret = clk_prepare_enable(wrp->clk_spi);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = clk_prepare_enable(wrp->clk_wrap);
|
|
if (ret)
|
|
goto err_out_wrap;
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ULPOSC_CLK)) {
|
|
ret = clk_prepare_enable(wrp->clk_ulposc);
|
|
if (ret)
|
|
goto err_out_ulposc;
|
|
|
|
ret = clk_prepare_enable(wrp->clk_ulposc_osc);
|
|
if (ret)
|
|
goto err_out_ulposc_osc;
|
|
}
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_SYS_CLK)) {
|
|
ret = clk_prepare_enable(wrp->clk_wrap_sys);
|
|
if (ret)
|
|
goto err_out_wrap_sys;
|
|
|
|
ret = clk_prepare_enable(wrp->clk_wrap_tmr);
|
|
if (ret)
|
|
goto err_out_wrap_tmr;
|
|
}
|
|
|
|
/*
|
|
* add dcm capability check
|
|
*/
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_DCM)) {
|
|
pwrap_writel(wrp, 1, PWRAP_DCM_EN);
|
|
pwrap_writel(wrp, 0, PWRAP_DCM_DBC_PRD);
|
|
}
|
|
|
|
/*
|
|
* The PMIC could already be initialized by the bootloader.
|
|
* Skip initialization here in this case.
|
|
*/
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_INIT_DONE);
|
|
else
|
|
rdata = pwrap_readl(wrp, PWRAP_INIT_DONE2);
|
|
if (!rdata) {
|
|
ret = pwrap_init(wrp);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "init failed with %d\n", ret);
|
|
goto err_out_clk;
|
|
}
|
|
}
|
|
|
|
if (!(pwrap_readl(wrp, PWRAP_WACS2_RDATA) & wrp->master->init_done)) {
|
|
dev_dbg(wrp->dev, "initialization isn't finished\n");
|
|
ret = -ENODEV;
|
|
goto err_out_clk;
|
|
}
|
|
|
|
/* Initialize watchdog, may not be done by the bootloader */
|
|
if (!(HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))) {
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2))
|
|
pwrap_writel(wrp, 0x3f, PWRAP_WDT_CTRL);
|
|
else
|
|
pwrap_writel(wrp, 0xf, PWRAP_WDT_UNIT);
|
|
}
|
|
|
|
/*
|
|
* Since STAUPD was not used on mt8173 platform,
|
|
* so STAUPD of WDT_SRC which should be turned off
|
|
*/
|
|
pwrap_writel(wrp, wrp->master->wdt_src, PWRAP_WDT_SRC_EN);
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2))
|
|
pwrap_writel(wrp, wrp->master->wdt_src1, PWRAP_WDT_SRC_EN_1);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V2))
|
|
pwrap_writel(wrp, 0x1, PWRAP_TIMER_CTRL);
|
|
else if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))
|
|
pwrap_writel(wrp, 0x3, PMIF_SPI_PMIF_TIMER_CTRL);
|
|
else
|
|
pwrap_writel(wrp, 0x1, PWRAP_TIMER_EN);
|
|
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3)) {
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_IRQ_EVENT_EN_3);
|
|
pwrap_writel(wrp, wrp->master->int_en_all | rdata,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_3);
|
|
#if defined(CONFIG_MACH_MT6833)
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_MPU_V3)) {
|
|
rdata = pwrap_readl(wrp, PMIF_SPI_PMIF_IRQ_EVENT_EN_4);
|
|
pwrap_writel(wrp, wrp->master->int1_en_all | rdata,
|
|
PMIF_SPI_PMIF_IRQ_EVENT_EN_4);
|
|
}
|
|
#endif
|
|
} else
|
|
pwrap_writel(wrp, wrp->master->int_en_all, PWRAP_INT_EN);
|
|
|
|
/*
|
|
* We add INT1 interrupt to handle starvation and request exception
|
|
* If we support it, we should enable them here.
|
|
*/
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_INT1_EN))
|
|
pwrap_writel(wrp, wrp->master->int1_en_all, PWRAP_INT1_EN);
|
|
|
|
irq = platform_get_irq(pdev, 0);
|
|
ret = devm_request_irq(wrp->dev, irq, pwrap_interrupt,
|
|
IRQF_TRIGGER_HIGH, "mt-pmic-pwrap", wrp);
|
|
if (ret)
|
|
goto err_out_clk;
|
|
|
|
wrp->regmap = devm_regmap_init(wrp->dev, NULL, wrp, wrp->slave->regmap);
|
|
if (IS_ERR(wrp->regmap)) {
|
|
ret = PTR_ERR(wrp->regmap);
|
|
goto err_out_clk;
|
|
}
|
|
|
|
ret = of_platform_populate(np, NULL, NULL, wrp->dev);
|
|
if (ret) {
|
|
dev_dbg(wrp->dev, "failed to create child devices at %pOF\n",
|
|
np);
|
|
goto err_out_clk;
|
|
}
|
|
|
|
/* Write Test */
|
|
if (pwrap_write(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
PWRAP_DEW_WRITE_TEST_VAL) ||
|
|
pwrap_read(wrp, wrp->slave->dew_regs[PWRAP_DEW_WRITE_TEST],
|
|
&rdata) ||
|
|
(rdata != PWRAP_DEW_WRITE_TEST_VAL)) {
|
|
dev_dbg(wrp->dev, "pwrap rdata=0x%04X\n", rdata);
|
|
goto err_out_clk;
|
|
} else
|
|
dev_notice(wrp->dev, "[PWRAP] Write Test pass\n");
|
|
|
|
pr_info("pwrap_probe success............");
|
|
return 0;
|
|
|
|
err_out_clk:
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_SYS_CLK))
|
|
clk_disable_unprepare(wrp->clk_wrap_tmr);
|
|
err_out_wrap_tmr:
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_SYS_CLK))
|
|
clk_disable_unprepare(wrp->clk_wrap_sys);
|
|
err_out_wrap_sys:
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ULPOSC_CLK))
|
|
clk_disable_unprepare(wrp->clk_ulposc_osc);
|
|
err_out_ulposc_osc:
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ULPOSC_CLK))
|
|
clk_disable_unprepare(wrp->clk_ulposc);
|
|
err_out_ulposc:
|
|
clk_disable_unprepare(wrp->clk_wrap);
|
|
err_out_wrap:
|
|
clk_disable_unprepare(wrp->clk_spi);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int pwrap_remove(struct platform_device *pdev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver pwrap_drv = {
|
|
.driver = {
|
|
.name = "mt-pmic-pwrap",
|
|
.of_match_table = of_match_ptr(of_pwrap_match_tbl),
|
|
},
|
|
.probe = pwrap_probe,
|
|
.remove = pwrap_remove,
|
|
};
|
|
|
|
static int __init pwrap_soc_init(void)
|
|
{
|
|
int ret = 0;
|
|
|
|
ret = platform_driver_register(&pwrap_drv);
|
|
if (ret)
|
|
return -ENODEV;
|
|
return 0;
|
|
}
|
|
|
|
void pwrap_disable(void)
|
|
{
|
|
dev_dbg(wrp->dev, "pmic wrap disable\n");
|
|
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB_V3))
|
|
pwrap_writel_1(wrp, 0, PMICSPI_MST_SPIWRAP_EN);
|
|
else
|
|
pwrap_writel(wrp, 0, PWRAP_WRAP_EN);
|
|
udelay(10);
|
|
}
|
|
postcore_initcall(pwrap_soc_init);
|
|
|
|
MODULE_AUTHOR("Flora Fu, MediaTek");
|
|
MODULE_DESCRIPTION("MediaTek PMIC Wrapper Driver");
|
|
MODULE_LICENSE("GPL v2");
|