aubrey/kernel_samsung_a34x-permissive
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity
kernel_samsung_a34x-permissive/sound/soc/mediatek/mt6877/mt6877-reg.h
Fede2782 c05564c4d8
Import A346BXXU1AWB9 kernel source 
Android 13
2024-04-28 15:49:01 +02:00

3057 lines
169 KiB
C
Executable file
Raw Blame History

/* SPDX-License-Identifier: GPL-2.0 */
/*
* mt6877-reg.h -- Mediatek 6833 audio driver reg definition
*
* Copyright (c) 2020 MediaTek Inc.
* Author: Eason Yen <eason.yen@mediatek.com>
*/
#ifndef _MT6877_REG_H_
#define _MT6877_REG_H_
/* reg bit enum */
enum {
MT6877_MEMIF_PBUF_SIZE_32_BYTES,
MT6877_MEMIF_PBUF_SIZE_64_BYTES,
MT6877_MEMIF_PBUF_SIZE_128_BYTES,
MT6877_MEMIF_PBUF_SIZE_256_BYTES,
MT6877_MEMIF_PBUF_SIZE_NUM,
};
/*****************************************************************************
* R E G I S T E R D E F I N I T I O N
*****************************************************************************/
/* AUDIO_TOP_CON0 */
#define RESERVED_SFT 31
#define RESERVED_MASK 0x1
#define RESERVED_MASK_SFT (0x1 << 31)
#define AHB_IDLE_EN_INT_SFT 30
#define AHB_IDLE_EN_INT_MASK 0x1
#define AHB_IDLE_EN_INT_MASK_SFT (0x1 << 30)
#define AHB_IDLE_EN_EXT_SFT 29
#define AHB_IDLE_EN_EXT_MASK 0x1
#define AHB_IDLE_EN_EXT_MASK_SFT (0x1 << 29)
#define PDN_NLE_SFT 28
#define PDN_NLE_MASK 0x1
#define PDN_NLE_MASK_SFT (0x1 << 28)
#define PDN_TML_SFT 27
#define PDN_TML_MASK 0x1
#define PDN_TML_MASK_SFT (0x1 << 27)
#define PDN_DAC_PREDIS_SFT 26
#define PDN_DAC_PREDIS_MASK 0x1
#define PDN_DAC_PREDIS_MASK_SFT (0x1 << 26)
#define PDN_DAC_SFT 25
#define PDN_DAC_MASK 0x1
#define PDN_DAC_MASK_SFT (0x1 << 25)
#define PDN_ADC_SFT 24
#define PDN_ADC_MASK 0x1
#define PDN_ADC_MASK_SFT (0x1 << 24)
#define PDN_TDM_CK_SFT 20
#define PDN_TDM_CK_MASK 0x1
#define PDN_TDM_CK_MASK_SFT (0x1 << 20)
#define PDN_APLL_TUNER_SFT 19
#define PDN_APLL_TUNER_MASK 0x1
#define PDN_APLL_TUNER_MASK_SFT (0x1 << 19)
#define PDN_APLL2_TUNER_SFT 18
#define PDN_APLL2_TUNER_MASK 0x1
#define PDN_APLL2_TUNER_MASK_SFT (0x1 << 18)
#define APB3_SEL_SFT 14
#define APB3_SEL_MASK 0x1
#define APB3_SEL_MASK_SFT (0x1 << 14)
#define APB_R2T_SFT 13
#define APB_R2T_MASK 0x1
#define APB_R2T_MASK_SFT (0x1 << 13)
#define APB_W2T_SFT 12
#define APB_W2T_MASK 0x1
#define APB_W2T_MASK_SFT (0x1 << 12)
#define PDN_24M_SFT 9
#define PDN_24M_MASK 0x1
#define PDN_24M_MASK_SFT (0x1 << 9)
#define PDN_22M_SFT 8
#define PDN_22M_MASK 0x1
#define PDN_22M_MASK_SFT (0x1 << 8)
#define PDN_AFE_SFT 2
#define PDN_AFE_MASK 0x1
#define PDN_AFE_MASK_SFT (0x1 << 2)
/* AUDIO_TOP_CON1 */
#define PDN_3RD_DAC_HIRES_SFT 31
#define PDN_3RD_DAC_HIRES_MASK 0x1
#define PDN_3RD_DAC_HIRES_MASK_SFT (0x1 << 31)
#define PDN_3RD_DAC_TML_SFT 30
#define PDN_3RD_DAC_TML_MASK 0x1
#define PDN_3RD_DAC_TML_MASK_SFT (0x1 << 30)
#define PDN_3RD_DAC_PREDIS_SFT 29
#define PDN_3RD_DAC_PREDIS_MASK 0x1
#define PDN_3RD_DAC_PREDIS_MASK_SFT (0x1 << 29)
#define PDN_3RD_DAC_SFT 28
#define PDN_3RD_DAC_MASK 0x1
#define PDN_3RD_DAC_MASK_SFT (0x1 << 28)
#define I2S_SOFT_RST5_SFT 22
#define I2S_SOFT_RST5_MASK 0x1
#define I2S_SOFT_RST5_MASK_SFT (0x1 << 22)
#define PDN_ADDA6_ADC_HIRES_SFT 21
#define PDN_ADDA6_ADC_HIRES_MASK 0x1
#define PDN_ADDA6_ADC_HIRES_MASK_SFT (0x1 << 21)
#define PDN_ADDA6_ADC_SFT 20
#define PDN_ADDA6_ADC_MASK 0x1
#define PDN_ADDA6_ADC_MASK_SFT (0x1 << 20)
#define PDN_ADC_HIRES_TML_SFT 17
#define PDN_ADC_HIRES_TML_MASK 0x1
#define PDN_ADC_HIRES_TML_MASK_SFT (0x1 << 17)
#define PDN_ADC_HIRES_SFT 16
#define PDN_ADC_HIRES_MASK 0x1
#define PDN_ADC_HIRES_MASK_SFT (0x1 << 16)
#define PDN_DAC_HIRES_SFT 15
#define PDN_DAC_HIRES_MASK 0x1
#define PDN_DAC_HIRES_MASK_SFT (0x1 << 15)
#define PDN_GENERAL2_ASRC_SFT 14
#define PDN_GENERAL2_ASRC_MASK 0x1
#define PDN_GENERAL2_ASRC_MASK_SFT (0x1 << 14)
#define PDN_GENERAL1_ASRC_SFT 13
#define PDN_GENERAL1_ASRC_MASK 0x1
#define PDN_GENERAL1_ASRC_MASK_SFT (0x1 << 13)
#define PDN_CONNSYS_I2S_ASRC_SFT 12
#define PDN_CONNSYS_I2S_ASRC_MASK 0x1
#define PDN_CONNSYS_I2S_ASRC_MASK_SFT (0x1 << 12)
#define I2S4_BCLK_SW_CG_SFT 7
#define I2S4_BCLK_SW_CG_MASK 0x1
#define I2S4_BCLK_SW_CG_MASK_SFT (0x1 << 7)
#define I2S3_BCLK_SW_CG_SFT 6
#define I2S3_BCLK_SW_CG_MASK 0x1
#define I2S3_BCLK_SW_CG_MASK_SFT (0x1 << 6)
#define I2S2_BCLK_SW_CG_SFT 5
#define I2S2_BCLK_SW_CG_MASK 0x1
#define I2S2_BCLK_SW_CG_MASK_SFT (0x1 << 5)
#define I2S1_BCLK_SW_CG_SFT 4
#define I2S1_BCLK_SW_CG_MASK 0x1
#define I2S1_BCLK_SW_CG_MASK_SFT (0x1 << 4)
#define I2S_SOFT_RST2_SFT 2
#define I2S_SOFT_RST2_MASK 0x1
#define I2S_SOFT_RST2_MASK_SFT (0x1 << 2)
#define I2S_SOFT_RST_SFT 1
#define I2S_SOFT_RST_MASK 0x1
#define I2S_SOFT_RST_MASK_SFT (0x1 << 1)
/* AUDIO_TOP_CON2 */
#define I2S5_BCLK_SW_CG_SFT 0
#define I2S5_BCLK_SW_CG_MASK 0x1
#define I2S5_BCLK_SW_CG_MASK_SFT (0x1 << 0)
/* AUDIO_TOP_CON3 */
#define BUSY_SFT 31
#define BUSY_MASK 0x1
#define BUSY_MASK_SFT (0x1 << 31)
#define OS_DISABLE_SFT 30
#define OS_DISABLE_MASK 0x1
#define OS_DISABLE_MASK_SFT (0x1 << 30)
#define CG_DISABLE_SFT 29
#define CG_DISABLE_MASK 0x1
#define CG_DISABLE_MASK_SFT (0x1 << 29)
#define CLEAR_FLAG_SFT 0
#define CLEAR_FLAG_MASK 0x1
#define CLEAR_FLAG_MASK_SFT (0x1 << 0)
/* AFE_DAC_CON0 */
#define VUL12_ON_SFT 31
#define VUL12_ON_MASK 0x1
#define VUL12_ON_MASK_SFT (0x1 << 31)
#define MOD_DAI_ON_SFT 30
#define MOD_DAI_ON_MASK 0x1
#define MOD_DAI_ON_MASK_SFT (0x1 << 30)
#define DAI_ON_SFT 29
#define DAI_ON_MASK 0x1
#define DAI_ON_MASK_SFT (0x1 << 29)
#define DAI2_ON_SFT 28
#define DAI2_ON_MASK 0x1
#define DAI2_ON_MASK_SFT (0x1 << 28)
#define VUL6_ON_SFT 23
#define VUL6_ON_MASK 0x1
#define VUL6_ON_MASK_SFT (0x1 << 23)
#define VUL5_ON_SFT 22
#define VUL5_ON_MASK 0x1
#define VUL5_ON_MASK_SFT (0x1 << 22)
#define VUL4_ON_SFT 21
#define VUL4_ON_MASK 0x1
#define VUL4_ON_MASK_SFT (0x1 << 21)
#define VUL3_ON_SFT 20
#define VUL3_ON_MASK 0x1
#define VUL3_ON_MASK_SFT (0x1 << 20)
#define VUL2_ON_SFT 19
#define VUL2_ON_MASK 0x1
#define VUL2_ON_MASK_SFT (0x1 << 19)
#define VUL_ON_SFT 18
#define VUL_ON_MASK 0x1
#define VUL_ON_MASK_SFT (0x1 << 18)
#define AWB2_ON_SFT 17
#define AWB2_ON_MASK 0x1
#define AWB2_ON_MASK_SFT (0x1 << 17)
#define AWB_ON_SFT 16
#define AWB_ON_MASK 0x1
#define AWB_ON_MASK_SFT (0x1 << 16)
#define DL12_ON_SFT 15
#define DL12_ON_MASK 0x1
#define DL12_ON_MASK_SFT (0x1 << 15)
#define DL9_ON_SFT 12
#define DL9_ON_MASK 0x1
#define DL9_ON_MASK_SFT (0x1 << 12)
#define DL8_ON_SFT 11
#define DL8_ON_MASK 0x1
#define DL8_ON_MASK_SFT (0x1 << 11)
#define DL7_ON_SFT 10
#define DL7_ON_MASK 0x1
#define DL7_ON_MASK_SFT (0x1 << 10)
#define DL6_ON_SFT 9
#define DL6_ON_MASK 0x1
#define DL6_ON_MASK_SFT (0x1 << 9)
#define DL5_ON_SFT 8
#define DL5_ON_MASK 0x1
#define DL5_ON_MASK_SFT (0x1 << 8)
#define DL4_ON_SFT 7
#define DL4_ON_MASK 0x1
#define DL4_ON_MASK_SFT (0x1 << 7)
#define DL3_ON_SFT 6
#define DL3_ON_MASK 0x1
#define DL3_ON_MASK_SFT (0x1 << 6)
#define DL2_ON_SFT 5
#define DL2_ON_MASK 0x1
#define DL2_ON_MASK_SFT (0x1 << 5)
#define DL1_ON_SFT 4
#define DL1_ON_MASK 0x1
#define DL1_ON_MASK_SFT (0x1 << 4)
#define HDMI_OUT_ON_SFT 1
#define HDMI_OUT_ON_MASK 0x1
#define HDMI_OUT_ON_MASK_SFT (0x1 << 1)
#define AFE_ON_SFT 0
#define AFE_ON_MASK 0x1
#define AFE_ON_MASK_SFT (0x1 << 0)
/* AFE_DAC_MON */
#define AFE_ON_RETM_SFT 0
#define AFE_ON_RETM_MASK 0x1
#define AFE_ON_RETM_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON */
#define BCK_NEG_EG_LATCH_SFT 30
#define BCK_NEG_EG_LATCH_MASK 0x1
#define BCK_NEG_EG_LATCH_MASK_SFT (0x1 << 30)
#define BCK_INV_SFT 29
#define BCK_INV_MASK 0x1
#define BCK_INV_MASK_SFT (0x1 << 29)
#define I2SIN_PAD_SEL_SFT 28
#define I2SIN_PAD_SEL_MASK 0x1
#define I2SIN_PAD_SEL_MASK_SFT (0x1 << 28)
#define I2S_LOOPBACK_SFT 20
#define I2S_LOOPBACK_MASK 0x1
#define I2S_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S1_HD_EN_SFT 12
#define I2S1_HD_EN_MASK 0x1
#define I2S1_HD_EN_MASK_SFT (0x1 << 12)
#define I2S_OUT_MODE_SFT 8
#define I2S_OUT_MODE_MASK 0xf
#define I2S_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_PAD_CTRL_SFT 7
#define INV_PAD_CTRL_MASK 0x1
#define INV_PAD_CTRL_MASK_SFT (0x1 << 7)
#define I2S_BYPSRC_SFT 6
#define I2S_BYPSRC_MASK 0x1
#define I2S_BYPSRC_MASK_SFT (0x1 << 6)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S_FMT_SFT 3
#define I2S_FMT_MASK 0x1
#define I2S_FMT_MASK_SFT (0x1 << 3)
#define I2S_SRC_SFT 2
#define I2S_SRC_MASK 0x1
#define I2S_SRC_MASK_SFT (0x1 << 2)
#define I2S_WLEN_SFT 1
#define I2S_WLEN_MASK 0x1
#define I2S_WLEN_MASK_SFT (0x1 << 1)
#define I2S_EN_SFT 0
#define I2S_EN_MASK 0x1
#define I2S_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON1 */
#define I2S2_LR_SWAP_SFT 31
#define I2S2_LR_SWAP_MASK 0x1
#define I2S2_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S2_SEL_O19_O20_SFT 18
#define I2S2_SEL_O19_O20_MASK 0x1
#define I2S2_SEL_O19_O20_MASK_SFT (0x1 << 18)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S2_SEL_O03_O04_SFT 16
#define I2S2_SEL_O03_O04_MASK 0x1
#define I2S2_SEL_O03_O04_MASK_SFT (0x1 << 16)
#define I2S2_32BIT_EN_SFT 13
#define I2S2_32BIT_EN_MASK 0x1
#define I2S2_32BIT_EN_MASK_SFT (0x1 << 13)
#define I2S2_HD_EN_SFT 12
#define I2S2_HD_EN_MASK 0x1
#define I2S2_HD_EN_MASK_SFT (0x1 << 12)
#define I2S2_OUT_MODE_SFT 8
#define I2S2_OUT_MODE_MASK 0xf
#define I2S2_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S2_FMT_SFT 3
#define I2S2_FMT_MASK 0x1
#define I2S2_FMT_MASK_SFT (0x1 << 3)
#define I2S2_WLEN_SFT 1
#define I2S2_WLEN_MASK 0x1
#define I2S2_WLEN_MASK_SFT (0x1 << 1)
#define I2S2_EN_SFT 0
#define I2S2_EN_MASK 0x1
#define I2S2_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON2 */
#define I2S3_LR_SWAP_SFT 31
#define I2S3_LR_SWAP_MASK 0x1
#define I2S3_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S3_UPDATE_WORD_SFT 24
#define I2S3_UPDATE_WORD_MASK 0x1f
#define I2S3_UPDATE_WORD_MASK_SFT (0x1f << 24)
#define I2S3_BCK_INV_SFT 23
#define I2S3_BCK_INV_MASK 0x1
#define I2S3_BCK_INV_MASK_SFT (0x1 << 23)
#define I2S3_FPGA_BIT_TEST_SFT 22
#define I2S3_FPGA_BIT_TEST_MASK 0x1
#define I2S3_FPGA_BIT_TEST_MASK_SFT (0x1 << 22)
#define I2S3_FPGA_BIT_SFT 21
#define I2S3_FPGA_BIT_MASK 0x1
#define I2S3_FPGA_BIT_MASK_SFT (0x1 << 21)
#define I2S3_LOOPBACK_SFT 20
#define I2S3_LOOPBACK_MASK 0x1
#define I2S3_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S3_HD_EN_SFT 12
#define I2S3_HD_EN_MASK 0x1
#define I2S3_HD_EN_MASK_SFT (0x1 << 12)
#define I2S3_OUT_MODE_SFT 8
#define I2S3_OUT_MODE_MASK 0xf
#define I2S3_OUT_MODE_MASK_SFT (0xf << 8)
#define I2S3_FMT_SFT 3
#define I2S3_FMT_MASK 0x1
#define I2S3_FMT_MASK_SFT (0x1 << 3)
#define I2S3_WLEN_SFT 1
#define I2S3_WLEN_MASK 0x1
#define I2S3_WLEN_MASK_SFT (0x1 << 1)
#define I2S3_EN_SFT 0
#define I2S3_EN_MASK 0x1
#define I2S3_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON3 */
#define I2S4_LR_SWAP_SFT 31
#define I2S4_LR_SWAP_MASK 0x1
#define I2S4_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S4_32BIT_EN_SFT 13
#define I2S4_32BIT_EN_MASK 0x1
#define I2S4_32BIT_EN_MASK_SFT (0x1 << 13)
#define I2S4_HD_EN_SFT 12
#define I2S4_HD_EN_MASK 0x1
#define I2S4_HD_EN_MASK_SFT (0x1 << 12)
#define I2S4_OUT_MODE_SFT 8
#define I2S4_OUT_MODE_MASK 0xf
#define I2S4_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S4_FMT_SFT 3
#define I2S4_FMT_MASK 0x1
#define I2S4_FMT_MASK_SFT (0x1 << 3)
#define I2S4_WLEN_SFT 1
#define I2S4_WLEN_MASK 0x1
#define I2S4_WLEN_MASK_SFT (0x1 << 1)
#define I2S4_EN_SFT 0
#define I2S4_EN_MASK 0x1
#define I2S4_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON4 */
#define I2S5_LR_SWAP_SFT 31
#define I2S5_LR_SWAP_MASK 0x1
#define I2S5_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S_LOOPBACK_SFT 20
#define I2S_LOOPBACK_MASK 0x1
#define I2S_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S5_32BIT_EN_SFT 13
#define I2S5_32BIT_EN_MASK 0x1
#define I2S5_32BIT_EN_MASK_SFT (0x1 << 13)
#define I2S5_HD_EN_SFT 12
#define I2S5_HD_EN_MASK 0x1
#define I2S5_HD_EN_MASK_SFT (0x1 << 12)
#define I2S5_OUT_MODE_SFT 8
#define I2S5_OUT_MODE_MASK 0xf
#define I2S5_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S5_FMT_SFT 3
#define I2S5_FMT_MASK 0x1
#define I2S5_FMT_MASK_SFT (0x1 << 3)
#define I2S5_WLEN_SFT 1
#define I2S5_WLEN_MASK 0x1
#define I2S5_WLEN_MASK_SFT (0x1 << 1)
#define I2S5_EN_SFT 0
#define I2S5_EN_MASK 0x1
#define I2S5_EN_MASK_SFT (0x1 << 0)
/* AFE_CONNSYS_I2S_CON */
#define BCK_NEG_EG_LATCH_SFT 30
#define BCK_NEG_EG_LATCH_MASK 0x1
#define BCK_NEG_EG_LATCH_MASK_SFT (0x1 << 30)
#define BCK_INV_SFT 29
#define BCK_INV_MASK 0x1
#define BCK_INV_MASK_SFT (0x1 << 29)
#define I2SIN_PAD_SEL_SFT 28
#define I2SIN_PAD_SEL_MASK 0x1
#define I2SIN_PAD_SEL_MASK_SFT (0x1 << 28)
#define I2S_LOOPBACK_SFT 20
#define I2S_LOOPBACK_MASK 0x1
#define I2S_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S_MODE_SFT 8
#define I2S_MODE_MASK 0xf
#define I2S_MODE_MASK_SFT (0xf << 8)
#define INV_PAD_CTRL_SFT 7
#define INV_PAD_CTRL_MASK 0x1
#define INV_PAD_CTRL_MASK_SFT (0x1 << 7)
#define I2S_BYPSRC_SFT 6
#define I2S_BYPSRC_MASK 0x1
#define I2S_BYPSRC_MASK_SFT (0x1 << 6)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S_FMT_SFT 3
#define I2S_FMT_MASK 0x1
#define I2S_FMT_MASK_SFT (0x1 << 3)
#define I2S_SRC_SFT 2
#define I2S_SRC_MASK 0x1
#define I2S_SRC_MASK_SFT (0x1 << 2)
#define I2S_WLEN_SFT 1
#define I2S_WLEN_MASK 0x1
#define I2S_WLEN_MASK_SFT (0x1 << 1)
#define I2S_EN_SFT 0
#define I2S_EN_MASK 0x1
#define I2S_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON6 */
#define BCK_NEG_EG_LATCH_SFT 30
#define BCK_NEG_EG_LATCH_MASK 0x1
#define BCK_NEG_EG_LATCH_MASK_SFT (0x1 << 30)
#define BCK_INV_SFT 29
#define BCK_INV_MASK 0x1
#define BCK_INV_MASK_SFT (0x1 << 29)
#define I2S6_LOOPBACK_SFT 20
#define I2S6_LOOPBACK_MASK 0x1
#define I2S6_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S6_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S6_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S6_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S6_HD_EN_SFT 12
#define I2S6_HD_EN_MASK 0x1
#define I2S6_HD_EN_MASK_SFT (0x1 << 12)
#define I2S6_OUT_MODE_SFT 8
#define I2S6_OUT_MODE_MASK 0xf
#define I2S6_OUT_MODE_MASK_SFT (0xf << 8)
#define I2S6_BYPSRC_SFT 6
#define I2S6_BYPSRC_MASK 0x1
#define I2S6_BYPSRC_MASK_SFT (0x1 << 6)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S6_FMT_SFT 3
#define I2S6_FMT_MASK 0x1
#define I2S6_FMT_MASK_SFT (0x1 << 3)
#define I2S6_SRC_SFT 2
#define I2S6_SRC_MASK 0x1
#define I2S6_SRC_MASK_SFT (0x1 << 2)
#define I2S6_WLEN_SFT 1
#define I2S6_WLEN_MASK 0x1
#define I2S6_WLEN_MASK_SFT (0x1 << 1)
#define I2S6_EN_SFT 0
#define I2S6_EN_MASK 0x1
#define I2S6_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON7 */
#define I2S7_LR_SWAP_SFT 31
#define I2S7_LR_SWAP_MASK 0x1
#define I2S7_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S7_32BIT_EN_SFT 13
#define I2S7_32BIT_EN_MASK 0x1
#define I2S7_32BIT_EN_MASK_SFT (0x1 << 13)
#define I2S7_HD_EN_SFT 12
#define I2S7_HD_EN_MASK 0x1
#define I2S7_HD_EN_MASK_SFT (0x1 << 12)
#define I2S7_OUT_MODE_SFT 8
#define I2S7_OUT_MODE_MASK 0xf
#define I2S7_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S7_FMT_SFT 3
#define I2S7_FMT_MASK 0x1
#define I2S7_FMT_MASK_SFT (0x1 << 3)
#define I2S7_WLEN_SFT 1
#define I2S7_WLEN_MASK 0x1
#define I2S7_WLEN_MASK_SFT (0x1 << 1)
#define I2S7_EN_SFT 0
#define I2S7_EN_MASK 0x1
#define I2S7_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON8 */
#define BCK_NEG_EG_LATCH_SFT 30
#define BCK_NEG_EG_LATCH_MASK 0x1
#define BCK_NEG_EG_LATCH_MASK_SFT (0x1 << 30)
#define BCK_INV_SFT 29
#define BCK_INV_MASK 0x1
#define BCK_INV_MASK_SFT (0x1 << 29)
#define I2S8_LOOPBACK_SFT 20
#define I2S8_LOOPBACK_MASK 0x1
#define I2S8_LOOPBACK_MASK_SFT (0x1 << 20)
#define I2S8_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S8_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S8_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S8_HD_EN_SFT 12
#define I2S8_HD_EN_MASK 0x1
#define I2S8_HD_EN_MASK_SFT (0x1 << 12)
#define I2S8_OUT_MODE_SFT 8
#define I2S8_OUT_MODE_MASK 0xf
#define I2S8_OUT_MODE_MASK_SFT (0xf << 8)
#define I2S8_BYPSRC_SFT 6
#define I2S8_BYPSRC_MASK 0x1
#define I2S8_BYPSRC_MASK_SFT (0x1 << 6)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S8_FMT_SFT 3
#define I2S8_FMT_MASK 0x1
#define I2S8_FMT_MASK_SFT (0x1 << 3)
#define I2S8_SRC_SFT 2
#define I2S8_SRC_MASK 0x1
#define I2S8_SRC_MASK_SFT (0x1 << 2)
#define I2S8_WLEN_SFT 1
#define I2S8_WLEN_MASK 0x1
#define I2S8_WLEN_MASK_SFT (0x1 << 1)
#define I2S8_EN_SFT 0
#define I2S8_EN_MASK 0x1
#define I2S8_EN_MASK_SFT (0x1 << 0)
/* AFE_I2S_CON9 */
#define I2S9_LR_SWAP_SFT 31
#define I2S9_LR_SWAP_MASK 0x1
#define I2S9_LR_SWAP_MASK_SFT (0x1 << 31)
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1
#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17)
#define I2S9_32BIT_EN_SFT 13
#define I2S9_32BIT_EN_MASK 0x1
#define I2S9_32BIT_EN_MASK_SFT (0x1 << 13)
#define I2S9_HD_EN_SFT 12
#define I2S9_HD_EN_MASK 0x1
#define I2S9_HD_EN_MASK_SFT (0x1 << 12)
#define I2S9_OUT_MODE_SFT 8
#define I2S9_OUT_MODE_MASK 0xf
#define I2S9_OUT_MODE_MASK_SFT (0xf << 8)
#define INV_LRCK_SFT 5
#define INV_LRCK_MASK 0x1
#define INV_LRCK_MASK_SFT (0x1 << 5)
#define I2S9_FMT_SFT 3
#define I2S9_FMT_MASK 0x1
#define I2S9_FMT_MASK_SFT (0x1 << 3)
#define I2S9_WLEN_SFT 1
#define I2S9_WLEN_MASK 0x1
#define I2S9_WLEN_MASK_SFT (0x1 << 1)
#define I2S9_EN_SFT 0
#define I2S9_EN_MASK 0x1
#define I2S9_EN_MASK_SFT (0x1 << 0)
/* AFE_ASRC_2CH_CON2 */
#define CHSET_O16BIT_SFT 19
#define CHSET_O16BIT_MASK 0x1
#define CHSET_O16BIT_MASK_SFT (0x1 << 19)
#define CHSET_CLR_IIR_HISTORY_SFT 17
#define CHSET_CLR_IIR_HISTORY_MASK 0x1
#define CHSET_CLR_IIR_HISTORY_MASK_SFT (0x1 << 17)
#define CHSET_IS_MONO_SFT 16
#define CHSET_IS_MONO_MASK 0x1
#define CHSET_IS_MONO_MASK_SFT (0x1 << 16)
#define CHSET_IIR_EN_SFT 11
#define CHSET_IIR_EN_MASK 0x1
#define CHSET_IIR_EN_MASK_SFT (0x1 << 11)
#define CHSET_IIR_STAGE_SFT 8
#define CHSET_IIR_STAGE_MASK 0x7
#define CHSET_IIR_STAGE_MASK_SFT (0x7 << 8)
#define CHSET_STR_CLR_SFT 5
#define CHSET_STR_CLR_MASK 0x1
#define CHSET_STR_CLR_MASK_SFT (0x1 << 5)
#define CHSET_ON_SFT 2
#define CHSET_ON_MASK 0x1
#define CHSET_ON_MASK_SFT (0x1 << 2)
#define COEFF_SRAM_CTRL_SFT 1
#define COEFF_SRAM_CTRL_MASK 0x1
#define COEFF_SRAM_CTRL_MASK_SFT (0x1 << 1)
#define ASM_ON_SFT 0
#define ASM_ON_MASK 0x1
#define ASM_ON_MASK_SFT (0x1 << 0)
/* AFE_GAIN1_CON0 */
#define GAIN1_SAMPLE_PER_STEP_SFT 8
#define GAIN1_SAMPLE_PER_STEP_MASK 0xff
#define GAIN1_SAMPLE_PER_STEP_MASK_SFT (0xff << 8)
#define GAIN1_MODE_SFT 4
#define GAIN1_MODE_MASK 0xf
#define GAIN1_MODE_MASK_SFT (0xf << 4)
#define GAIN1_ON_SFT 0
#define GAIN1_ON_MASK 0x1
#define GAIN1_ON_MASK_SFT (0x1 << 0)
/* AFE_GAIN1_CON1 */
#define GAIN1_TARGET_SFT 0
#define GAIN1_TARGET_MASK 0xfffffff
#define GAIN1_TARGET_MASK_SFT (0xfffffff << 0)
/* AFE_GAIN2_CON0 */
#define GAIN2_SAMPLE_PER_STEP_SFT 8
#define GAIN2_SAMPLE_PER_STEP_MASK 0xff
#define GAIN2_SAMPLE_PER_STEP_MASK_SFT (0xff << 8)
#define GAIN2_MODE_SFT 4
#define GAIN2_MODE_MASK 0xf
#define GAIN2_MODE_MASK_SFT (0xf << 4)
#define GAIN2_ON_SFT 0
#define GAIN2_ON_MASK 0x1
#define GAIN2_ON_MASK_SFT (0x1 << 0)
/* AFE_GAIN2_CON1 */
#define GAIN2_TARGET_SFT 0
#define GAIN2_TARGET_MASK 0xfffffff
#define GAIN2_TARGET_MASK_SFT (0xfffffff << 0)
/* AFE_GAIN1_CUR */
#define AFE_GAIN1_CUR_SFT 0
#define AFE_GAIN1_CUR_MASK 0xfffffff
#define AFE_GAIN1_CUR_MASK_SFT (0xfffffff << 0)
/* AFE_GAIN2_CUR */
#define AFE_GAIN2_CUR_SFT 0
#define AFE_GAIN2_CUR_MASK 0xfffffff
#define AFE_GAIN2_CUR_MASK_SFT (0xfffffff << 0)
/* PCM_INTF_CON1 */
#define PCM_FIX_VALUE_SEL_SFT 31
#define PCM_FIX_VALUE_SEL_MASK 0x1
#define PCM_FIX_VALUE_SEL_MASK_SFT (0x1 << 31)
#define PCM_BUFFER_LOOPBACK_SFT 30
#define PCM_BUFFER_LOOPBACK_MASK 0x1
#define PCM_BUFFER_LOOPBACK_MASK_SFT (0x1 << 30)
#define PCM_PARALLEL_LOOPBACK_SFT 29
#define PCM_PARALLEL_LOOPBACK_MASK 0x1
#define PCM_PARALLEL_LOOPBACK_MASK_SFT (0x1 << 29)
#define PCM_SERIAL_LOOPBACK_SFT 28
#define PCM_SERIAL_LOOPBACK_MASK 0x1
#define PCM_SERIAL_LOOPBACK_MASK_SFT (0x1 << 28)
#define PCM_DAI_PCM_LOOPBACK_SFT 27
#define PCM_DAI_PCM_LOOPBACK_MASK 0x1
#define PCM_DAI_PCM_LOOPBACK_MASK_SFT (0x1 << 27)
#define PCM_I2S_PCM_LOOPBACK_SFT 26
#define PCM_I2S_PCM_LOOPBACK_MASK 0x1
#define PCM_I2S_PCM_LOOPBACK_MASK_SFT (0x1 << 26)
#define PCM_SYNC_DELSEL_SFT 25
#define PCM_SYNC_DELSEL_MASK 0x1
#define PCM_SYNC_DELSEL_MASK_SFT (0x1 << 25)
#define PCM_TX_LR_SWAP_SFT 24
#define PCM_TX_LR_SWAP_MASK 0x1
#define PCM_TX_LR_SWAP_MASK_SFT (0x1 << 24)
#define PCM_SYNC_OUT_INV_SFT 23
#define PCM_SYNC_OUT_INV_MASK 0x1
#define PCM_SYNC_OUT_INV_MASK_SFT (0x1 << 23)
#define PCM_BCLK_OUT_INV_SFT 22
#define PCM_BCLK_OUT_INV_MASK 0x1
#define PCM_BCLK_OUT_INV_MASK_SFT (0x1 << 22)
#define PCM_SYNC_IN_INV_SFT 21
#define PCM_SYNC_IN_INV_MASK 0x1
#define PCM_SYNC_IN_INV_MASK_SFT (0x1 << 21)
#define PCM_BCLK_IN_INV_SFT 20
#define PCM_BCLK_IN_INV_MASK 0x1
#define PCM_BCLK_IN_INV_MASK_SFT (0x1 << 20)
#define PCM_TX_LCH_RPT_SFT 19
#define PCM_TX_LCH_RPT_MASK 0x1
#define PCM_TX_LCH_RPT_MASK_SFT (0x1 << 19)
#define PCM_VBT_16K_MODE_SFT 18
#define PCM_VBT_16K_MODE_MASK 0x1
#define PCM_VBT_16K_MODE_MASK_SFT (0x1 << 18)
#define PCM_EXT_MODEM_SFT 17
#define PCM_EXT_MODEM_MASK 0x1
#define PCM_EXT_MODEM_MASK_SFT (0x1 << 17)
#define PCM_24BIT_SFT 16
#define PCM_24BIT_MASK 0x1
#define PCM_24BIT_MASK_SFT (0x1 << 16)
#define PCM_WLEN_SFT 14
#define PCM_WLEN_MASK 0x3
#define PCM_WLEN_MASK_SFT (0x3 << 14)
#define PCM_SYNC_LENGTH_SFT 9
#define PCM_SYNC_LENGTH_MASK 0x1f
#define PCM_SYNC_LENGTH_MASK_SFT (0x1f << 9)
#define PCM_SYNC_TYPE_SFT 8
#define PCM_SYNC_TYPE_MASK 0x1
#define PCM_SYNC_TYPE_MASK_SFT (0x1 << 8)
#define PCM_BT_MODE_SFT 7
#define PCM_BT_MODE_MASK 0x1
#define PCM_BT_MODE_MASK_SFT (0x1 << 7)
#define PCM_BYP_ASRC_SFT 6
#define PCM_BYP_ASRC_MASK 0x1
#define PCM_BYP_ASRC_MASK_SFT (0x1 << 6)
#define PCM_SLAVE_SFT 5
#define PCM_SLAVE_MASK 0x1
#define PCM_SLAVE_MASK_SFT (0x1 << 5)
#define PCM_MODE_SFT 3
#define PCM_MODE_MASK 0x3
#define PCM_MODE_MASK_SFT (0x3 << 3)
#define PCM_FMT_SFT 1
#define PCM_FMT_MASK 0x3
#define PCM_FMT_MASK_SFT (0x3 << 1)
#define PCM_EN_SFT 0
#define PCM_EN_MASK 0x1
#define PCM_EN_MASK_SFT (0x1 << 0)
/* PCM_INTF_CON2 */
#define PCM1_TX_FIFO_OV_SFT 31
#define PCM1_TX_FIFO_OV_MASK 0x1
#define PCM1_TX_FIFO_OV_MASK_SFT (0x1 << 31)
#define PCM1_RX_FIFO_OV_SFT 30
#define PCM1_RX_FIFO_OV_MASK 0x1
#define PCM1_RX_FIFO_OV_MASK_SFT (0x1 << 30)
#define PCM2_TX_FIFO_OV_SFT 29
#define PCM2_TX_FIFO_OV_MASK 0x1
#define PCM2_TX_FIFO_OV_MASK_SFT (0x1 << 29)
#define PCM2_RX_FIFO_OV_SFT 28
#define PCM2_RX_FIFO_OV_MASK 0x1
#define PCM2_RX_FIFO_OV_MASK_SFT (0x1 << 28)
#define PCM1_SYNC_GLITCH_SFT 27
#define PCM1_SYNC_GLITCH_MASK 0x1
#define PCM1_SYNC_GLITCH_MASK_SFT (0x1 << 27)
#define PCM2_SYNC_GLITCH_SFT 26
#define PCM2_SYNC_GLITCH_MASK 0x1
#define PCM2_SYNC_GLITCH_MASK_SFT (0x1 << 26)
#define TX3_RCH_DBG_MODE_SFT 17
#define TX3_RCH_DBG_MODE_MASK 0x1
#define TX3_RCH_DBG_MODE_MASK_SFT (0x1 << 17)
#define PCM1_PCM2_LOOPBACK_SFT 16
#define PCM1_PCM2_LOOPBACK_MASK 0x1
#define PCM1_PCM2_LOOPBACK_MASK_SFT (0x1 << 16)
#define DAI_PCM_LOOPBACK_CH_SFT 14
#define DAI_PCM_LOOPBACK_CH_MASK 0x3
#define DAI_PCM_LOOPBACK_CH_MASK_SFT (0x3 << 14)
#define I2S_PCM_LOOPBACK_CH_SFT 12
#define I2S_PCM_LOOPBACK_CH_MASK 0x3
#define I2S_PCM_LOOPBACK_CH_MASK_SFT (0x3 << 12)
#define TX_FIX_VALUE_SFT 0
#define TX_FIX_VALUE_MASK 0xff
#define TX_FIX_VALUE_MASK_SFT (0xff << 0)
/* PCM2_INTF_CON */
#define PCM2_TX_FIX_VALUE_SFT 24
#define PCM2_TX_FIX_VALUE_MASK 0xff
#define PCM2_TX_FIX_VALUE_MASK_SFT (0xff << 24)
#define PCM2_FIX_VALUE_SEL_SFT 23
#define PCM2_FIX_VALUE_SEL_MASK 0x1
#define PCM2_FIX_VALUE_SEL_MASK_SFT (0x1 << 23)
#define PCM2_BUFFER_LOOPBACK_SFT 22
#define PCM2_BUFFER_LOOPBACK_MASK 0x1
#define PCM2_BUFFER_LOOPBACK_MASK_SFT (0x1 << 22)
#define PCM2_PARALLEL_LOOPBACK_SFT 21
#define PCM2_PARALLEL_LOOPBACK_MASK 0x1
#define PCM2_PARALLEL_LOOPBACK_MASK_SFT (0x1 << 21)
#define PCM2_SERIAL_LOOPBACK_SFT 20
#define PCM2_SERIAL_LOOPBACK_MASK 0x1
#define PCM2_SERIAL_LOOPBACK_MASK_SFT (0x1 << 20)
#define PCM2_DAI_PCM_LOOPBACK_SFT 19
#define PCM2_DAI_PCM_LOOPBACK_MASK 0x1
#define PCM2_DAI_PCM_LOOPBACK_MASK_SFT (0x1 << 19)
#define PCM2_I2S_PCM_LOOPBACK_SFT 18
#define PCM2_I2S_PCM_LOOPBACK_MASK 0x1
#define PCM2_I2S_PCM_LOOPBACK_MASK_SFT (0x1 << 18)
#define PCM2_SYNC_DELSEL_SFT 17
#define PCM2_SYNC_DELSEL_MASK 0x1
#define PCM2_SYNC_DELSEL_MASK_SFT (0x1 << 17)
#define PCM2_TX_LR_SWAP_SFT 16
#define PCM2_TX_LR_SWAP_MASK 0x1
#define PCM2_TX_LR_SWAP_MASK_SFT (0x1 << 16)
#define PCM2_SYNC_IN_INV_SFT 15
#define PCM2_SYNC_IN_INV_MASK 0x1
#define PCM2_SYNC_IN_INV_MASK_SFT (0x1 << 15)
#define PCM2_BCLK_IN_INV_SFT 14
#define PCM2_BCLK_IN_INV_MASK 0x1
#define PCM2_BCLK_IN_INV_MASK_SFT (0x1 << 14)
#define PCM2_TX_LCH_RPT_SFT 13
#define PCM2_TX_LCH_RPT_MASK 0x1
#define PCM2_TX_LCH_RPT_MASK_SFT (0x1 << 13)
#define PCM2_VBT_16K_MODE_SFT 12
#define PCM2_VBT_16K_MODE_MASK 0x1
#define PCM2_VBT_16K_MODE_MASK_SFT (0x1 << 12)
#define PCM2_LOOPBACK_CH_SEL_SFT 10
#define PCM2_LOOPBACK_CH_SEL_MASK 0x3
#define PCM2_LOOPBACK_CH_SEL_MASK_SFT (0x3 << 10)
#define PCM2_TX2_BT_MODE_SFT 8
#define PCM2_TX2_BT_MODE_MASK 0x1
#define PCM2_TX2_BT_MODE_MASK_SFT (0x1 << 8)
#define PCM2_BT_MODE_SFT 7
#define PCM2_BT_MODE_MASK 0x1
#define PCM2_BT_MODE_MASK_SFT (0x1 << 7)
#define PCM2_AFIFO_SFT 6
#define PCM2_AFIFO_MASK 0x1
#define PCM2_AFIFO_MASK_SFT (0x1 << 6)
#define PCM2_WLEN_SFT 5
#define PCM2_WLEN_MASK 0x1
#define PCM2_WLEN_MASK_SFT (0x1 << 5)
#define PCM2_MODE_SFT 3
#define PCM2_MODE_MASK 0x3
#define PCM2_MODE_MASK_SFT (0x3 << 3)
#define PCM2_FMT_SFT 1
#define PCM2_FMT_MASK 0x3
#define PCM2_FMT_MASK_SFT (0x3 << 1)
#define PCM2_EN_SFT 0
#define PCM2_EN_MASK 0x1
#define PCM2_EN_MASK_SFT (0x1 << 0)
/* AFE_ADDA_MTKAIF_CFG0 */
#define MTKAIF_RXIF_CLKINV_ADC_SFT 31
#define MTKAIF_RXIF_CLKINV_ADC_MASK 0x1
#define MTKAIF_RXIF_CLKINV_ADC_MASK_SFT (0x1 << 31)
#define MTKAIF_RXIF_BYPASS_SRC_SFT 17
#define MTKAIF_RXIF_BYPASS_SRC_MASK 0x1
#define MTKAIF_RXIF_BYPASS_SRC_MASK_SFT (0x1 << 17)
#define MTKAIF_RXIF_PROTOCOL2_SFT 16
#define MTKAIF_RXIF_PROTOCOL2_MASK 0x1
#define MTKAIF_RXIF_PROTOCOL2_MASK_SFT (0x1 << 16)
#define MTKAIF_TXIF_BYPASS_SRC_SFT 5
#define MTKAIF_TXIF_BYPASS_SRC_MASK 0x1
#define MTKAIF_TXIF_BYPASS_SRC_MASK_SFT (0x1 << 5)
#define MTKAIF_TXIF_PROTOCOL2_SFT 4
#define MTKAIF_TXIF_PROTOCOL2_MASK 0x1
#define MTKAIF_TXIF_PROTOCOL2_MASK_SFT (0x1 << 4)
#define MTKAIF_TXIF_8TO5_SFT 2
#define MTKAIF_TXIF_8TO5_MASK 0x1
#define MTKAIF_TXIF_8TO5_MASK_SFT (0x1 << 2)
#define MTKAIF_RXIF_8TO5_SFT 1
#define MTKAIF_RXIF_8TO5_MASK 0x1
#define MTKAIF_RXIF_8TO5_MASK_SFT (0x1 << 1)
#define MTKAIF_IF_LOOPBACK1_SFT 0
#define MTKAIF_IF_LOOPBACK1_MASK 0x1
#define MTKAIF_IF_LOOPBACK1_MASK_SFT (0x1 << 0)
/* AFE_ADDA_MTKAIF_RX_CFG2 */
#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SFT 16
#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK 0x1
#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK_SFT (0x1 << 16)
#define MTKAIF_RXIF_DELAY_CYCLE_SFT 12
#define MTKAIF_RXIF_DELAY_CYCLE_MASK 0xf
#define MTKAIF_RXIF_DELAY_CYCLE_MASK_SFT (0xf << 12)
#define MTKAIF_RXIF_DELAY_DATA_SFT 8
#define MTKAIF_RXIF_DELAY_DATA_MASK 0x1
#define MTKAIF_RXIF_DELAY_DATA_MASK_SFT (0x1 << 8)
#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SFT 4
#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK 0x7
#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK_SFT (0x7 << 4)
/* AFE_ADDA_DL_SRC2_CON0 */
#define DL_2_INPUT_MODE_CTL_SFT 28
#define DL_2_INPUT_MODE_CTL_MASK 0xf
#define DL_2_INPUT_MODE_CTL_MASK_SFT (0xf << 28)
#define DL_2_CH1_SATURATION_EN_CTL_SFT 27
#define DL_2_CH1_SATURATION_EN_CTL_MASK 0x1
#define DL_2_CH1_SATURATION_EN_CTL_MASK_SFT (0x1 << 27)
#define DL_2_CH2_SATURATION_EN_CTL_SFT 26
#define DL_2_CH2_SATURATION_EN_CTL_MASK 0x1
#define DL_2_CH2_SATURATION_EN_CTL_MASK_SFT (0x1 << 26)
#define DL_2_OUTPUT_SEL_CTL_SFT 24
#define DL_2_OUTPUT_SEL_CTL_MASK 0x3
#define DL_2_OUTPUT_SEL_CTL_MASK_SFT (0x3 << 24)
#define DL_2_FADEIN_0START_EN_SFT 16
#define DL_2_FADEIN_0START_EN_MASK 0x3
#define DL_2_FADEIN_0START_EN_MASK_SFT (0x3 << 16)
#define DL_DISABLE_HW_CG_CTL_SFT 15
#define DL_DISABLE_HW_CG_CTL_MASK 0x1
#define DL_DISABLE_HW_CG_CTL_MASK_SFT (0x1 << 15)
#define C_DATA_EN_SEL_CTL_PRE_SFT 14
#define C_DATA_EN_SEL_CTL_PRE_MASK 0x1
#define C_DATA_EN_SEL_CTL_PRE_MASK_SFT (0x1 << 14)
#define DL_2_SIDE_TONE_ON_CTL_PRE_SFT 13
#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK 0x1
#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK_SFT (0x1 << 13)
#define DL_2_MUTE_CH1_OFF_CTL_PRE_SFT 12
#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK 0x1
#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK_SFT (0x1 << 12)
#define DL_2_MUTE_CH2_OFF_CTL_PRE_SFT 11
#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK 0x1
#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK_SFT (0x1 << 11)
#define DL2_ARAMPSP_CTL_PRE_SFT 9
#define DL2_ARAMPSP_CTL_PRE_MASK 0x3
#define DL2_ARAMPSP_CTL_PRE_MASK_SFT (0x3 << 9)
#define DL_2_IIRMODE_CTL_PRE_SFT 6
#define DL_2_IIRMODE_CTL_PRE_MASK 0x7
#define DL_2_IIRMODE_CTL_PRE_MASK_SFT (0x7 << 6)
#define DL_2_VOICE_MODE_CTL_PRE_SFT 5
#define DL_2_VOICE_MODE_CTL_PRE_MASK 0x1
#define DL_2_VOICE_MODE_CTL_PRE_MASK_SFT (0x1 << 5)
#define D2_2_MUTE_CH1_ON_CTL_PRE_SFT 4
#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK 0x1
#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK_SFT (0x1 << 4)
#define D2_2_MUTE_CH2_ON_CTL_PRE_SFT 3
#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK 0x1
#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK_SFT (0x1 << 3)
#define DL_2_IIR_ON_CTL_PRE_SFT 2
#define DL_2_IIR_ON_CTL_PRE_MASK 0x1
#define DL_2_IIR_ON_CTL_PRE_MASK_SFT (0x1 << 2)
#define DL_2_GAIN_ON_CTL_PRE_SFT 1
#define DL_2_GAIN_ON_CTL_PRE_MASK 0x1
#define DL_2_GAIN_ON_CTL_PRE_MASK_SFT (0x1 << 1)
#define DL_2_SRC_ON_TMP_CTL_PRE_SFT 0
#define DL_2_SRC_ON_TMP_CTL_PRE_MASK 0x1
#define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT (0x1 << 0)
/* AFE_ADDA_DL_SRC2_CON1 */
#define DL_2_GAIN_CTL_PRE_SFT 16
#define DL_2_GAIN_CTL_PRE_MASK 0xffff
#define DL_2_GAIN_CTL_PRE_MASK_SFT (0xffff << 16)
#define DL_2_GAIN_MODE_CTL_SFT 0
#define DL_2_GAIN_MODE_CTL_MASK 0x1
#define DL_2_GAIN_MODE_CTL_MASK_SFT (0x1 << 0)
/* AFE_ADDA_UL_SRC_CON0 */
#define ULCF_CFG_EN_CTL_SFT 31
#define ULCF_CFG_EN_CTL_MASK 0x1
#define ULCF_CFG_EN_CTL_MASK_SFT (0x1 << 31)
#define UL_DMIC_PHASE_SEL_CH1_SFT 27
#define UL_DMIC_PHASE_SEL_CH1_MASK 0x7
#define UL_DMIC_PHASE_SEL_CH1_MASK_SFT (0x7 << 27)
#define UL_DMIC_PHASE_SEL_CH2_SFT 24
#define UL_DMIC_PHASE_SEL_CH2_MASK 0x7
#define UL_DMIC_PHASE_SEL_CH2_MASK_SFT (0x7 << 24)
#define UL_MODE_3P25M_CH2_CTL_SFT 22
#define UL_MODE_3P25M_CH2_CTL_MASK 0x1
#define UL_MODE_3P25M_CH2_CTL_MASK_SFT (0x1 << 22)
#define UL_MODE_3P25M_CH1_CTL_SFT 21
#define UL_MODE_3P25M_CH1_CTL_MASK 0x1
#define UL_MODE_3P25M_CH1_CTL_MASK_SFT (0x1 << 21)
#define UL_VOICE_MODE_CH1_CH2_CTL_SFT 17
#define UL_VOICE_MODE_CH1_CH2_CTL_MASK 0x7
#define UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT (0x7 << 17)
#define UL_AP_DMIC_ON_SFT 16
#define UL_AP_DMIC_ON_MASK 0x1
#define UL_AP_DMIC_ON_MASK_SFT (0x1 << 16)
#define DMIC_LOW_POWER_MODE_CTL_SFT 14
#define DMIC_LOW_POWER_MODE_CTL_MASK 0x3
#define DMIC_LOW_POWER_MODE_CTL_MASK_SFT (0x3 << 14)
#define UL_DISABLE_HW_CG_CTL_SFT 12
#define UL_DISABLE_HW_CG_CTL_MASK 0x1
#define UL_DISABLE_HW_CG_CTL_MASK_SFT (0x1 << 12)
#define UL_IIR_ON_TMP_CTL_SFT 10
#define UL_IIR_ON_TMP_CTL_MASK 0x1
#define UL_IIR_ON_TMP_CTL_MASK_SFT (0x1 << 10)
#define UL_IIRMODE_CTL_SFT 7
#define UL_IIRMODE_CTL_MASK 0x7
#define UL_IIRMODE_CTL_MASK_SFT (0x7 << 7)
#define DIGMIC_4P33M_SEL_SFT 6
#define DIGMIC_4P33M_SEL_MASK 0x1
#define DIGMIC_4P33M_SEL_MASK_SFT (0x1 << 6)
#define DIGMIC_3P25M_1P625M_SEL_CTL_SFT 5
#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK 0x1
#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT (0x1 << 5)
#define UL_LOOP_BACK_MODE_CTL_SFT 2
#define UL_LOOP_BACK_MODE_CTL_MASK 0x1
#define UL_LOOP_BACK_MODE_CTL_MASK_SFT (0x1 << 2)
#define UL_SDM_3_LEVEL_CTL_SFT 1
#define UL_SDM_3_LEVEL_CTL_MASK 0x1
#define UL_SDM_3_LEVEL_CTL_MASK_SFT (0x1 << 1)
#define UL_SRC_ON_TMP_CTL_SFT 0
#define UL_SRC_ON_TMP_CTL_MASK 0x1
#define UL_SRC_ON_TMP_CTL_MASK_SFT (0x1 << 0)
/* AFE_ADDA_UL_SRC_CON1 */
#define C_DAC_EN_CTL_SFT 27
#define C_DAC_EN_CTL_MASK 0x1
#define C_DAC_EN_CTL_MASK_SFT (0x1 << 27)
#define C_MUTE_SW_CTL_SFT 26
#define C_MUTE_SW_CTL_MASK 0x1
#define C_MUTE_SW_CTL_MASK_SFT (0x1 << 26)
#define ASDM_SRC_SEL_CTL_SFT 25
#define ASDM_SRC_SEL_CTL_MASK 0x1
#define ASDM_SRC_SEL_CTL_MASK_SFT (0x1 << 25)
#define C_AMP_DIV_CH2_CTL_SFT 21
#define C_AMP_DIV_CH2_CTL_MASK 0x7
#define C_AMP_DIV_CH2_CTL_MASK_SFT (0x7 << 21)
#define C_FREQ_DIV_CH2_CTL_SFT 16
#define C_FREQ_DIV_CH2_CTL_MASK 0x1f
#define C_FREQ_DIV_CH2_CTL_MASK_SFT (0x1f << 16)
#define C_SINE_MODE_CH2_CTL_SFT 12
#define C_SINE_MODE_CH2_CTL_MASK 0xf
#define C_SINE_MODE_CH2_CTL_MASK_SFT (0xf << 12)
#define C_AMP_DIV_CH1_CTL_SFT 9
#define C_AMP_DIV_CH1_CTL_MASK 0x7
#define C_AMP_DIV_CH1_CTL_MASK_SFT (0x7 << 9)
#define C_FREQ_DIV_CH1_CTL_SFT 4
#define C_FREQ_DIV_CH1_CTL_MASK 0x1f
#define C_FREQ_DIV_CH1_CTL_MASK_SFT (0x1f << 4)
#define C_SINE_MODE_CH1_CTL_SFT 0
#define C_SINE_MODE_CH1_CTL_MASK 0xf
#define C_SINE_MODE_CH1_CTL_MASK_SFT (0xf << 0)
/* AFE_ADDA_TOP_CON0 */
#define C_LOOP_BACK_MODE_CTL_SFT 12
#define C_LOOP_BACK_MODE_CTL_MASK 0xf
#define C_LOOP_BACK_MODE_CTL_MASK_SFT (0xf << 12)
#define ADDA_UL_GAIN_MODE_SFT 8
#define ADDA_UL_GAIN_MODE_MASK 0x3
#define ADDA_UL_GAIN_MODE_MASK_SFT (0x3 << 8)
#define C_EXT_ADC_CTL_SFT 0
#define C_EXT_ADC_CTL_MASK 0x1
#define C_EXT_ADC_CTL_MASK_SFT (0x1 << 0)
/* AFE_ADDA_UL_DL_CON0 */
#define AFE_ADDA_UL_LR_SWAP_SFT 31
#define AFE_ADDA_UL_LR_SWAP_MASK 0x1
#define AFE_ADDA_UL_LR_SWAP_MASK_SFT (0x1 << 31)
#define AFE_ADDA_CKDIV_RST_SFT 30
#define AFE_ADDA_CKDIV_RST_MASK 0x1
#define AFE_ADDA_CKDIV_RST_MASK_SFT (0x1 << 30)
#define AFE_ADDA_FIFO_AUTO_RST_SFT 29
#define AFE_ADDA_FIFO_AUTO_RST_MASK 0x1
#define AFE_ADDA_FIFO_AUTO_RST_MASK_SFT (0x1 << 29)
#define AFE_ADDA_UL_FIFO_DIGMIC_TESTIN_SFT 21
#define AFE_ADDA_UL_FIFO_DIGMIC_TESTIN_MASK 0x3
#define AFE_ADDA_UL_FIFO_DIGMIC_TESTIN_MASK_SFT (0x3 << 21)
#define AFE_ADDA_UL_FIFO_DIGMIC_WDATA_TESTEN_SFT 20
#define AFE_ADDA_UL_FIFO_DIGMIC_WDATA_TESTEN_MASK 0x1
#define AFE_ADDA_UL_FIFO_DIGMIC_WDATA_TESTEN_MASK_SFT (0x1 << 20)
#define AFE_ADDA6_UL_LR_SWAP_SFT 15
#define AFE_ADDA6_UL_LR_SWAP_MASK 0x1
#define AFE_ADDA6_UL_LR_SWAP_MASK_SFT (0x1 << 15)
#define AFE_ADDA6_CKDIV_RST_SFT 14
#define AFE_ADDA6_CKDIV_RST_MASK 0x1
#define AFE_ADDA6_CKDIV_RST_MASK_SFT (0x1 << 14)
#define AFE_ADDA6_FIFO_AUTO_RST_SFT 13
#define AFE_ADDA6_FIFO_AUTO_RST_MASK 0x1
#define AFE_ADDA6_FIFO_AUTO_RST_MASK_SFT (0x1 << 13)
#define AFE_ADDA6_UL_FIFO_DIGMIC_TESTIN_SFT 5
#define AFE_ADDA6_UL_FIFO_DIGMIC_TESTIN_MASK 0x3
#define AFE_ADDA6_UL_FIFO_DIGMIC_TESTIN_MASK_SFT (0x3 << 5)
#define AFE_ADDA6_UL_FIFO_DIGMIC_WDATA_TESTEN_SFT 4
#define AFE_ADDA6_UL_FIFO_DIGMIC_WDATA_TESTEN_MASK 0x1
#define AFE_ADDA6_UL_FIFO_DIGMIC_WDATA_TESTEN_MASK_SFT (0x1 << 4)
#define ADDA_AFE_ON_SFT 0
#define ADDA_AFE_ON_MASK 0x1
#define ADDA_AFE_ON_MASK_SFT (0x1 << 0)
/* AFE_SIDETONE_CON0 */
#define R_RDY_SFT 30
#define R_RDY_MASK 0x1
#define R_RDY_MASK_SFT (0x1 << 30)
#define W_RDY_SFT 29
#define W_RDY_MASK 0x1
#define W_RDY_MASK_SFT (0x1 << 29)
#define R_W_EN_SFT 25
#define R_W_EN_MASK 0x1
#define R_W_EN_MASK_SFT (0x1 << 25)
#define R_W_SEL_SFT 24
#define R_W_SEL_MASK 0x1
#define R_W_SEL_MASK_SFT (0x1 << 24)
#define SEL_CH2_SFT 23
#define SEL_CH2_MASK 0x1
#define SEL_CH2_MASK_SFT (0x1 << 23)
#define SIDE_TONE_COEFFICIENT_ADDR_SFT 16
#define SIDE_TONE_COEFFICIENT_ADDR_MASK 0x1f
#define SIDE_TONE_COEFFICIENT_ADDR_MASK_SFT (0x1f << 16)
#define SIDE_TONE_COEFFICIENT_SFT 0
#define SIDE_TONE_COEFFICIENT_MASK 0xffff
#define SIDE_TONE_COEFFICIENT_MASK_SFT (0xffff << 0)
/* AFE_SIDETONE_COEFF */
#define SIDE_TONE_COEFF_SFT 0
#define SIDE_TONE_COEFF_MASK 0xffff
#define SIDE_TONE_COEFF_MASK_SFT (0xffff << 0)
/* AFE_SIDETONE_CON1 */
#define STF_BYPASS_MODE_SFT 31
#define STF_BYPASS_MODE_MASK 0x1
#define STF_BYPASS_MODE_MASK_SFT (0x1 << 31)
#define STF_BYPASS_MODE_O28_O29_SFT 30
#define STF_BYPASS_MODE_O28_O29_MASK 0x1
#define STF_BYPASS_MODE_O28_O29_MASK_SFT (0x1 << 30)
#define STF_BYPASS_MODE_I2S4_SFT 29
#define STF_BYPASS_MODE_I2S4_MASK 0x1
#define STF_BYPASS_MODE_I2S4_MASK_SFT (0x1 << 29)
#define STF_BYPASS_MODE_I2S5_SFT 28
#define STF_BYPASS_MODE_I2S5_MASK 0x1
#define STF_BYPASS_MODE_I2S5_MASK_SFT (0x1 << 28)
#define STF_BYPASS_MODE_DL3_SFT 27
#define STF_BYPASS_MODE_DL3_MASK 0x1
#define STF_BYPASS_MODE_DL3_MASK_SFT (0x1 << 27)
#define STF_BYPASS_MODE_I2S7_SFT 26
#define STF_BYPASS_MODE_I2S7_MASK 0x1
#define STF_BYPASS_MODE_I2S7_MASK_SFT (0x1 << 26)
#define STF_BYPASS_MODE_I2S9_SFT 25
#define STF_BYPASS_MODE_I2S9_MASK 0x1
#define STF_BYPASS_MODE_I2S9_MASK_SFT (0x1 << 25)
#define STF_O19O20_OUT_EN_SEL_SFT 13
#define STF_O19O20_OUT_EN_SEL_MASK 0x1
#define STF_O19O20_OUT_EN_SEL_MASK_SFT (0x1 << 13)
#define STF_SOURCE_FROM_O19O20_SFT 12
#define STF_SOURCE_FROM_O19O20_MASK 0x1
#define STF_SOURCE_FROM_O19O20_MASK_SFT (0x1 << 12)
#define SIDE_TONE_ON_SFT 8
#define SIDE_TONE_ON_MASK 0x1
#define SIDE_TONE_ON_MASK_SFT (0x1 << 8)
#define SIDE_TONE_HALF_TAP_NUM_SFT 0
#define SIDE_TONE_HALF_TAP_NUM_MASK 0x3f
#define SIDE_TONE_HALF_TAP_NUM_MASK_SFT (0x3f << 0)
/* AFE_SIDETONE_GAIN */
#define POSITIVE_GAIN_SFT 16
#define POSITIVE_GAIN_MASK 0x7
#define POSITIVE_GAIN_MASK_SFT (0x7 << 16)
#define SIDE_TONE_GAIN_SFT 0
#define SIDE_TONE_GAIN_MASK 0xffff
#define SIDE_TONE_GAIN_MASK_SFT (0xffff << 0)
/* AFE_ADDA_DL_SDM_DCCOMP_CON */
#define USE_3RD_SDM_SFT 28
#define USE_3RD_SDM_MASK 0x1
#define USE_3RD_SDM_MASK_SFT (0x1 << 28)
#define DL_FIFO_START_POINT_SFT 24
#define DL_FIFO_START_POINT_MASK 0x7
#define DL_FIFO_START_POINT_MASK_SFT (0x7 << 24)
#define DL_FIFO_SWAP_SFT 20
#define DL_FIFO_SWAP_MASK 0x1
#define DL_FIFO_SWAP_MASK_SFT (0x1 << 20)
#define C_AUDSDM1ORDSELECT_CTL_SFT 19
#define C_AUDSDM1ORDSELECT_CTL_MASK 0x1
#define C_AUDSDM1ORDSELECT_CTL_MASK_SFT (0x1 << 19)
#define C_SDM7BITSEL_CTL_SFT 18
#define C_SDM7BITSEL_CTL_MASK 0x1
#define C_SDM7BITSEL_CTL_MASK_SFT (0x1 << 18)
#define GAIN_AT_SDM_RST_PRE_CTL_SFT 15
#define GAIN_AT_SDM_RST_PRE_CTL_MASK 0x1
#define GAIN_AT_SDM_RST_PRE_CTL_MASK_SFT (0x1 << 15)
#define DL_DCM_AUTO_IDLE_EN_SFT 14
#define DL_DCM_AUTO_IDLE_EN_MASK 0x1
#define DL_DCM_AUTO_IDLE_EN_MASK_SFT (0x1 << 14)
#define AFE_DL_SRC_DCM_EN_SFT 13
#define AFE_DL_SRC_DCM_EN_MASK 0x1
#define AFE_DL_SRC_DCM_EN_MASK_SFT (0x1 << 13)
#define AFE_DL_POST_SRC_DCM_EN_SFT 12
#define AFE_DL_POST_SRC_DCM_EN_MASK 0x1
#define AFE_DL_POST_SRC_DCM_EN_MASK_SFT (0x1 << 12)
#define AUD_SDM_MONO_SFT 9
#define AUD_SDM_MONO_MASK 0x1
#define AUD_SDM_MONO_MASK_SFT (0x1 << 9)
#define AUD_DC_COMP_EN_SFT 8
#define AUD_DC_COMP_EN_MASK 0x1
#define AUD_DC_COMP_EN_MASK_SFT (0x1 << 8)
#define ATTGAIN_CTL_SFT 0
#define ATTGAIN_CTL_MASK 0x3f
#define ATTGAIN_CTL_MASK_SFT (0x3f << 0)
/* AFE_SINEGEN_CON0 */
#define DAC_EN_SFT 26
#define DAC_EN_MASK 0x1
#define DAC_EN_MASK_SFT (0x1 << 26)
#define MUTE_SW_CH2_SFT 25
#define MUTE_SW_CH2_MASK 0x1
#define MUTE_SW_CH2_MASK_SFT (0x1 << 25)
#define MUTE_SW_CH1_SFT 24
#define MUTE_SW_CH1_MASK 0x1
#define MUTE_SW_CH1_MASK_SFT (0x1 << 24)
#define SINE_MODE_CH2_SFT 20
#define SINE_MODE_CH2_MASK 0xf
#define SINE_MODE_CH2_MASK_SFT (0xf << 20)
#define AMP_DIV_CH2_SFT 17
#define AMP_DIV_CH2_MASK 0x7
#define AMP_DIV_CH2_MASK_SFT (0x7 << 17)
#define FREQ_DIV_CH2_SFT 12
#define FREQ_DIV_CH2_MASK 0x1f
#define FREQ_DIV_CH2_MASK_SFT (0x1f << 12)
#define SINE_MODE_CH1_SFT 8
#define SINE_MODE_CH1_MASK 0xf
#define SINE_MODE_CH1_MASK_SFT (0xf << 8)
#define AMP_DIV_CH1_SFT 5
#define AMP_DIV_CH1_MASK 0x7
#define AMP_DIV_CH1_MASK_SFT (0x7 << 5)
#define FREQ_DIV_CH1_SFT 0
#define FREQ_DIV_CH1_MASK 0x1f
#define FREQ_DIV_CH1_MASK_SFT (0x1f << 0)
/* AFE_SINEGEN_CON2 */
#define INNER_LOOP_BACK_MODE_SFT 0
#define INNER_LOOP_BACK_MODE_MASK 0x7f
#define INNER_LOOP_BACK_MODE_MASK_SFT (0x7f << 0)
/* AFE_HD_ENGEN_ENABLE */
#define AFE_24M_ON_SFT 1
#define AFE_24M_ON_MASK 0x1
#define AFE_24M_ON_MASK_SFT (0x1 << 1)
#define AFE_22M_ON_SFT 0
#define AFE_22M_ON_MASK 0x1
#define AFE_22M_ON_MASK_SFT (0x1 << 0)
/* AFE_ADDA_DL_NLE_FIFO_MON */
#define DL_NLE_FIFO_WBIN_SFT 8
#define DL_NLE_FIFO_WBIN_MASK 0xf
#define DL_NLE_FIFO_WBIN_MASK_SFT (0xf << 8)
#define DL_NLE_FIFO_RBIN_SFT 4
#define DL_NLE_FIFO_RBIN_MASK 0xf
#define DL_NLE_FIFO_RBIN_MASK_SFT (0xf << 4)
#define DL_NLE_FIFO_RDACTIVE_SFT 3
#define DL_NLE_FIFO_RDACTIVE_MASK 0x1
#define DL_NLE_FIFO_RDACTIVE_MASK_SFT (0x1 << 3)
#define DL_NLE_FIFO_STARTRD_SFT 2
#define DL_NLE_FIFO_STARTRD_MASK 0x1
#define DL_NLE_FIFO_STARTRD_MASK_SFT (0x1 << 2)
#define DL_NLE_FIFO_RD_EMPTY_SFT 1
#define DL_NLE_FIFO_RD_EMPTY_MASK 0x1
#define DL_NLE_FIFO_RD_EMPTY_MASK_SFT (0x1 << 1)
#define DL_NLE_FIFO_WR_FULL_SFT 0
#define DL_NLE_FIFO_WR_FULL_MASK 0x1
#define DL_NLE_FIFO_WR_FULL_MASK_SFT (0x1 << 0)
/* AFE_DL1_CON0 */
#define DL1_MODE_SFT 24
#define DL1_MODE_MASK 0xf
#define DL1_MODE_MASK_SFT (0xf << 24)
#define DL1_MINLEN_SFT 20
#define DL1_MINLEN_MASK 0xf
#define DL1_MINLEN_MASK_SFT (0xf << 20)
#define DL1_MAXLEN_SFT 16
#define DL1_MAXLEN_MASK 0xf
#define DL1_MAXLEN_MASK_SFT (0xf << 16)
#define DL1_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL1_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL1_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL1_PBUF_SIZE_SFT 12
#define DL1_PBUF_SIZE_MASK 0x3
#define DL1_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL1_MONO_SFT 8
#define DL1_MONO_MASK 0x1
#define DL1_MONO_MASK_SFT (0x1 << 8)
#define DL1_NORMAL_MODE_SFT 5
#define DL1_NORMAL_MODE_MASK 0x1
#define DL1_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL1_HALIGN_SFT 4
#define DL1_HALIGN_MASK 0x1
#define DL1_HALIGN_MASK_SFT (0x1 << 4)
#define DL1_HD_MODE_SFT 0
#define DL1_HD_MODE_MASK 0x3
#define DL1_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL2_CON0 */
#define DL2_MODE_SFT 24
#define DL2_MODE_MASK 0xf
#define DL2_MODE_MASK_SFT (0xf << 24)
#define DL2_MINLEN_SFT 20
#define DL2_MINLEN_MASK 0xf
#define DL2_MINLEN_MASK_SFT (0xf << 20)
#define DL2_MAXLEN_SFT 16
#define DL2_MAXLEN_MASK 0xf
#define DL2_MAXLEN_MASK_SFT (0xf << 16)
#define DL2_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL2_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL2_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL2_PBUF_SIZE_SFT 12
#define DL2_PBUF_SIZE_MASK 0x3
#define DL2_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL2_MONO_SFT 8
#define DL2_MONO_MASK 0x1
#define DL2_MONO_MASK_SFT (0x1 << 8)
#define DL2_NORMAL_MODE_SFT 5
#define DL2_NORMAL_MODE_MASK 0x1
#define DL2_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL2_HALIGN_SFT 4
#define DL2_HALIGN_MASK 0x1
#define DL2_HALIGN_MASK_SFT (0x1 << 4)
#define DL2_HD_MODE_SFT 0
#define DL2_HD_MODE_MASK 0x3
#define DL2_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL3_CON0 */
#define DL3_MODE_SFT 24
#define DL3_MODE_MASK 0xf
#define DL3_MODE_MASK_SFT (0xf << 24)
#define DL3_MINLEN_SFT 20
#define DL3_MINLEN_MASK 0xf
#define DL3_MINLEN_MASK_SFT (0xf << 20)
#define DL3_MAXLEN_SFT 16
#define DL3_MAXLEN_MASK 0xf
#define DL3_MAXLEN_MASK_SFT (0xf << 16)
#define DL3_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL3_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL3_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL3_PBUF_SIZE_SFT 12
#define DL3_PBUF_SIZE_MASK 0x3
#define DL3_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL3_MONO_SFT 8
#define DL3_MONO_MASK 0x1
#define DL3_MONO_MASK_SFT (0x1 << 8)
#define DL3_NORMAL_MODE_SFT 5
#define DL3_NORMAL_MODE_MASK 0x1
#define DL3_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL3_HALIGN_SFT 4
#define DL3_HALIGN_MASK 0x1
#define DL3_HALIGN_MASK_SFT (0x1 << 4)
#define DL3_HD_MODE_SFT 0
#define DL3_HD_MODE_MASK 0x3
#define DL3_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL4_CON0 */
#define DL4_MODE_SFT 24
#define DL4_MODE_MASK 0xf
#define DL4_MODE_MASK_SFT (0xf << 24)
#define DL4_MINLEN_SFT 20
#define DL4_MINLEN_MASK 0xf
#define DL4_MINLEN_MASK_SFT (0xf << 20)
#define DL4_MAXLEN_SFT 16
#define DL4_MAXLEN_MASK 0xf
#define DL4_MAXLEN_MASK_SFT (0xf << 16)
#define DL4_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL4_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL4_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL4_PBUF_SIZE_SFT 12
#define DL4_PBUF_SIZE_MASK 0x3
#define DL4_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL4_MONO_SFT 8
#define DL4_MONO_MASK 0x1
#define DL4_MONO_MASK_SFT (0x1 << 8)
#define DL4_NORMAL_MODE_SFT 5
#define DL4_NORMAL_MODE_MASK 0x1
#define DL4_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL4_HALIGN_SFT 4
#define DL4_HALIGN_MASK 0x1
#define DL4_HALIGN_MASK_SFT (0x1 << 4)
#define DL4_HD_MODE_SFT 0
#define DL4_HD_MODE_MASK 0x3
#define DL4_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL5_CON0 */
#define DL5_MODE_SFT 24
#define DL5_MODE_MASK 0xf
#define DL5_MODE_MASK_SFT (0xf << 24)
#define DL5_MINLEN_SFT 20
#define DL5_MINLEN_MASK 0xf
#define DL5_MINLEN_MASK_SFT (0xf << 20)
#define DL5_MAXLEN_SFT 16
#define DL5_MAXLEN_MASK 0xf
#define DL5_MAXLEN_MASK_SFT (0xf << 16)
#define DL5_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL5_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL5_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL5_PBUF_SIZE_SFT 12
#define DL5_PBUF_SIZE_MASK 0x3
#define DL5_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL5_MONO_SFT 8
#define DL5_MONO_MASK 0x1
#define DL5_MONO_MASK_SFT (0x1 << 8)
#define DL5_NORMAL_MODE_SFT 5
#define DL5_NORMAL_MODE_MASK 0x1
#define DL5_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL5_HALIGN_SFT 4
#define DL5_HALIGN_MASK 0x1
#define DL5_HALIGN_MASK_SFT (0x1 << 4)
#define DL5_HD_MODE_SFT 0
#define DL5_HD_MODE_MASK 0x3
#define DL5_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL6_CON0 */
#define DL6_MODE_SFT 24
#define DL6_MODE_MASK 0xf
#define DL6_MODE_MASK_SFT (0xf << 24)
#define DL6_MINLEN_SFT 20
#define DL6_MINLEN_MASK 0xf
#define DL6_MINLEN_MASK_SFT (0xf << 20)
#define DL6_MAXLEN_SFT 16
#define DL6_MAXLEN_MASK 0xf
#define DL6_MAXLEN_MASK_SFT (0xf << 16)
#define DL6_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL6_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL6_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL6_PBUF_SIZE_SFT 12
#define DL6_PBUF_SIZE_MASK 0x3
#define DL6_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL6_MONO_SFT 8
#define DL6_MONO_MASK 0x1
#define DL6_MONO_MASK_SFT (0x1 << 8)
#define DL6_NORMAL_MODE_SFT 5
#define DL6_NORMAL_MODE_MASK 0x1
#define DL6_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL6_HALIGN_SFT 4
#define DL6_HALIGN_MASK 0x1
#define DL6_HALIGN_MASK_SFT (0x1 << 4)
#define DL6_HD_MODE_SFT 0
#define DL6_HD_MODE_MASK 0x3
#define DL6_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL7_CON0 */
#define DL7_MODE_SFT 24
#define DL7_MODE_MASK 0xf
#define DL7_MODE_MASK_SFT (0xf << 24)
#define DL7_MINLEN_SFT 20
#define DL7_MINLEN_MASK 0xf
#define DL7_MINLEN_MASK_SFT (0xf << 20)
#define DL7_MAXLEN_SFT 16
#define DL7_MAXLEN_MASK 0xf
#define DL7_MAXLEN_MASK_SFT (0xf << 16)
#define DL7_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL7_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL7_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL7_PBUF_SIZE_SFT 12
#define DL7_PBUF_SIZE_MASK 0x3
#define DL7_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL7_MONO_SFT 8
#define DL7_MONO_MASK 0x1
#define DL7_MONO_MASK_SFT (0x1 << 8)
#define DL7_NORMAL_MODE_SFT 5
#define DL7_NORMAL_MODE_MASK 0x1
#define DL7_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL7_HALIGN_SFT 4
#define DL7_HALIGN_MASK 0x1
#define DL7_HALIGN_MASK_SFT (0x1 << 4)
#define DL7_HD_MODE_SFT 0
#define DL7_HD_MODE_MASK 0x3
#define DL7_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL8_CON0 */
#define DL8_MODE_SFT 24
#define DL8_MODE_MASK 0xf
#define DL8_MODE_MASK_SFT (0xf << 24)
#define DL8_MINLEN_SFT 20
#define DL8_MINLEN_MASK 0xf
#define DL8_MINLEN_MASK_SFT (0xf << 20)
#define DL8_MAXLEN_SFT 16
#define DL8_MAXLEN_MASK 0xf
#define DL8_MAXLEN_MASK_SFT (0xf << 16)
#define DL8_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL8_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL8_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL8_PBUF_SIZE_SFT 12
#define DL8_PBUF_SIZE_MASK 0x3
#define DL8_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL8_MONO_SFT 8
#define DL8_MONO_MASK 0x1
#define DL8_MONO_MASK_SFT (0x1 << 8)
#define DL8_NORMAL_MODE_SFT 5
#define DL8_NORMAL_MODE_MASK 0x1
#define DL8_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL8_HALIGN_SFT 4
#define DL8_HALIGN_MASK 0x1
#define DL8_HALIGN_MASK_SFT (0x1 << 4)
#define DL8_HD_MODE_SFT 0
#define DL8_HD_MODE_MASK 0x3
#define DL8_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL9_CON0 */
#define DL9_MODE_SFT 24
#define DL9_MODE_MASK 0xf
#define DL9_MODE_MASK_SFT (0xf << 24)
#define DL9_MINLEN_SFT 20
#define DL9_MINLEN_MASK 0xf
#define DL9_MINLEN_MASK_SFT (0xf << 20)
#define DL9_MAXLEN_SFT 16
#define DL9_MAXLEN_MASK 0xf
#define DL9_MAXLEN_MASK_SFT (0xf << 16)
#define DL9_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL9_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL9_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL9_PBUF_SIZE_SFT 12
#define DL9_PBUF_SIZE_MASK 0x3
#define DL9_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL9_MONO_SFT 8
#define DL9_MONO_MASK 0x1
#define DL9_MONO_MASK_SFT (0x1 << 8)
#define DL9_NORMAL_MODE_SFT 5
#define DL9_NORMAL_MODE_MASK 0x1
#define DL9_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL9_HALIGN_SFT 4
#define DL9_HALIGN_MASK 0x1
#define DL9_HALIGN_MASK_SFT (0x1 << 4)
#define DL9_HD_MODE_SFT 0
#define DL9_HD_MODE_MASK 0x3
#define DL9_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DL12_CON0 */
#define DL12_MODE_SFT 24
#define DL12_MODE_MASK 0xf
#define DL12_MODE_MASK_SFT (0xf << 24)
#define DL12_MINLEN_SFT 20
#define DL12_MINLEN_MASK 0xf
#define DL12_MINLEN_MASK_SFT (0xf << 20)
#define DL12_MAXLEN_SFT 16
#define DL12_MAXLEN_MASK 0xf
#define DL12_MAXLEN_MASK_SFT (0xf << 16)
#define DL12_SW_CLEAR_BUF_EMPTY_SFT 15
#define DL12_SW_CLEAR_BUF_EMPTY_MASK 0x1
#define DL12_SW_CLEAR_BUF_EMPTY_MASK_SFT (0x1 << 15)
#define DL12_PBUF_SIZE_SFT 12
#define DL12_PBUF_SIZE_MASK 0x3
#define DL12_PBUF_SIZE_MASK_SFT (0x3 << 12)
#define DL12_4CH_EN_SFT 11
#define DL12_4CH_EN_MASK 0x1
#define DL12_4CH_EN_MASK_SFT (0x1 << 11)
#define DL12_MONO_SFT 8
#define DL12_MONO_MASK 0x1
#define DL12_MONO_MASK_SFT (0x1 << 8)
#define DL12_NORMAL_MODE_SFT 5
#define DL12_NORMAL_MODE_MASK 0x1
#define DL12_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DL12_HALIGN_SFT 4
#define DL12_HALIGN_MASK 0x1
#define DL12_HALIGN_MASK_SFT (0x1 << 4)
#define DL12_HD_MODE_SFT 0
#define DL12_HD_MODE_MASK 0x3
#define DL12_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_AWB_CON0 */
#define AWB_MODE_SFT 24
#define AWB_MODE_MASK 0xf
#define AWB_MODE_MASK_SFT (0xf << 24)
#define AWB_SW_CLEAR_BUF_FULL_SFT 15
#define AWB_SW_CLEAR_BUF_FULL_MASK 0x1
#define AWB_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define AWB_R_MONO_SFT 9
#define AWB_R_MONO_MASK 0x1
#define AWB_R_MONO_MASK_SFT (0x1 << 9)
#define AWB_MONO_SFT 8
#define AWB_MONO_MASK 0x1
#define AWB_MONO_MASK_SFT (0x1 << 8)
#define AWB_WR_SIGN_SFT 6
#define AWB_WR_SIGN_MASK 0x1
#define AWB_WR_SIGN_MASK_SFT (0x1 << 6)
#define AWB_NORMAL_MODE_SFT 5
#define AWB_NORMAL_MODE_MASK 0x1
#define AWB_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define AWB_HALIGN_SFT 4
#define AWB_HALIGN_MASK 0x1
#define AWB_HALIGN_MASK_SFT (0x1 << 4)
#define AWB_HD_MODE_SFT 0
#define AWB_HD_MODE_MASK 0x3
#define AWB_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_AWB2_CON0 */
#define AWB2_MODE_SFT 24
#define AWB2_MODE_MASK 0xf
#define AWB2_MODE_MASK_SFT (0xf << 24)
#define AWB2_SW_CLEAR_BUF_FULL_SFT 15
#define AWB2_SW_CLEAR_BUF_FULL_MASK 0x1
#define AWB2_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define AWB2_R_MONO_SFT 9
#define AWB2_R_MONO_MASK 0x1
#define AWB2_R_MONO_MASK_SFT (0x1 << 9)
#define AWB2_MONO_SFT 8
#define AWB2_MONO_MASK 0x1
#define AWB2_MONO_MASK_SFT (0x1 << 8)
#define AWB2_WR_SIGN_SFT 6
#define AWB2_WR_SIGN_MASK 0x1
#define AWB2_WR_SIGN_MASK_SFT (0x1 << 6)
#define AWB2_NORMAL_MODE_SFT 5
#define AWB2_NORMAL_MODE_MASK 0x1
#define AWB2_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define AWB2_HALIGN_SFT 4
#define AWB2_HALIGN_MASK 0x1
#define AWB2_HALIGN_MASK_SFT (0x1 << 4)
#define AWB2_HD_MODE_SFT 0
#define AWB2_HD_MODE_MASK 0x3
#define AWB2_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL_CON0 */
#define VUL_MODE_SFT 24
#define VUL_MODE_MASK 0xf
#define VUL_MODE_MASK_SFT (0xf << 24)
#define VUL_SW_CLEAR_BUF_FULL_SFT 15
#define VUL_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL_R_MONO_SFT 9
#define VUL_R_MONO_MASK 0x1
#define VUL_R_MONO_MASK_SFT (0x1 << 9)
#define VUL_MONO_SFT 8
#define VUL_MONO_MASK 0x1
#define VUL_MONO_MASK_SFT (0x1 << 8)
#define VUL_WR_SIGN_SFT 6
#define VUL_WR_SIGN_MASK 0x1
#define VUL_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL_NORMAL_MODE_SFT 5
#define VUL_NORMAL_MODE_MASK 0x1
#define VUL_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL_HALIGN_SFT 4
#define VUL_HALIGN_MASK 0x1
#define VUL_HALIGN_MASK_SFT (0x1 << 4)
#define VUL_HD_MODE_SFT 0
#define VUL_HD_MODE_MASK 0x3
#define VUL_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL12_CON0 */
#define VUL12_MODE_SFT 24
#define VUL12_MODE_MASK 0xf
#define VUL12_MODE_MASK_SFT (0xf << 24)
#define VUL12_SW_CLEAR_BUF_FULL_SFT 15
#define VUL12_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL12_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL12_4CH_EN_SFT 11
#define VUL12_4CH_EN_MASK 0x1
#define VUL12_4CH_EN_MASK_SFT (0x1 << 11)
#define VUL12_R_MONO_SFT 9
#define VUL12_R_MONO_MASK 0x1
#define VUL12_R_MONO_MASK_SFT (0x1 << 9)
#define VUL12_MONO_SFT 8
#define VUL12_MONO_MASK 0x1
#define VUL12_MONO_MASK_SFT (0x1 << 8)
#define VUL12_WR_SIGN_SFT 6
#define VUL12_WR_SIGN_MASK 0x1
#define VUL12_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL12_NORMAL_MODE_SFT 5
#define VUL12_NORMAL_MODE_MASK 0x1
#define VUL12_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL12_HALIGN_SFT 4
#define VUL12_HALIGN_MASK 0x1
#define VUL12_HALIGN_MASK_SFT (0x1 << 4)
#define VUL12_HD_MODE_SFT 0
#define VUL12_HD_MODE_MASK 0x3
#define VUL12_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL2_CON0 */
#define VUL2_MODE_SFT 24
#define VUL2_MODE_MASK 0xf
#define VUL2_MODE_MASK_SFT (0xf << 24)
#define VUL2_SW_CLEAR_BUF_FULL_SFT 15
#define VUL2_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL2_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL2_R_MONO_SFT 9
#define VUL2_R_MONO_MASK 0x1
#define VUL2_R_MONO_MASK_SFT (0x1 << 9)
#define VUL2_MONO_SFT 8
#define VUL2_MONO_MASK 0x1
#define VUL2_MONO_MASK_SFT (0x1 << 8)
#define VUL2_WR_SIGN_SFT 6
#define VUL2_WR_SIGN_MASK 0x1
#define VUL2_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL2_NORMAL_MODE_SFT 5
#define VUL2_NORMAL_MODE_MASK 0x1
#define VUL2_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL2_HALIGN_SFT 4
#define VUL2_HALIGN_MASK 0x1
#define VUL2_HALIGN_MASK_SFT (0x1 << 4)
#define VUL2_HD_MODE_SFT 0
#define VUL2_HD_MODE_MASK 0x3
#define VUL2_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL3_CON0 */
#define VUL3_MODE_SFT 24
#define VUL3_MODE_MASK 0xf
#define VUL3_MODE_MASK_SFT (0xf << 24)
#define VUL3_SW_CLEAR_BUF_FULL_SFT 15
#define VUL3_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL3_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL3_R_MONO_SFT 9
#define VUL3_R_MONO_MASK 0x1
#define VUL3_R_MONO_MASK_SFT (0x1 << 9)
#define VUL3_MONO_SFT 8
#define VUL3_MONO_MASK 0x1
#define VUL3_MONO_MASK_SFT (0x1 << 8)
#define VUL3_WR_SIGN_SFT 6
#define VUL3_WR_SIGN_MASK 0x1
#define VUL3_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL3_NORMAL_MODE_SFT 5
#define VUL3_NORMAL_MODE_MASK 0x1
#define VUL3_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL3_HALIGN_SFT 4
#define VUL3_HALIGN_MASK 0x1
#define VUL3_HALIGN_MASK_SFT (0x1 << 4)
#define VUL3_HD_MODE_SFT 0
#define VUL3_HD_MODE_MASK 0x3
#define VUL3_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL4_CON0 */
#define VUL4_MODE_SFT 24
#define VUL4_MODE_MASK 0xf
#define VUL4_MODE_MASK_SFT (0xf << 24)
#define VUL4_SW_CLEAR_BUF_FULL_SFT 15
#define VUL4_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL4_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL4_R_MONO_SFT 9
#define VUL4_R_MONO_MASK 0x1
#define VUL4_R_MONO_MASK_SFT (0x1 << 9)
#define VUL4_MONO_SFT 8
#define VUL4_MONO_MASK 0x1
#define VUL4_MONO_MASK_SFT (0x1 << 8)
#define VUL4_WR_SIGN_SFT 6
#define VUL4_WR_SIGN_MASK 0x1
#define VUL4_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL4_NORMAL_MODE_SFT 5
#define VUL4_NORMAL_MODE_MASK 0x1
#define VUL4_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL4_HALIGN_SFT 4
#define VUL4_HALIGN_MASK 0x1
#define VUL4_HALIGN_MASK_SFT (0x1 << 4)
#define VUL4_HD_MODE_SFT 0
#define VUL4_HD_MODE_MASK 0x3
#define VUL4_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL5_CON0 */
#define VUL5_MODE_SFT 24
#define VUL5_MODE_MASK 0xf
#define VUL5_MODE_MASK_SFT (0xf << 24)
#define VUL5_SW_CLEAR_BUF_FULL_SFT 15
#define VUL5_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL5_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL5_R_MONO_SFT 9
#define VUL5_R_MONO_MASK 0x1
#define VUL5_R_MONO_MASK_SFT (0x1 << 9)
#define VUL5_MONO_SFT 8
#define VUL5_MONO_MASK 0x1
#define VUL5_MONO_MASK_SFT (0x1 << 8)
#define VUL5_WR_SIGN_SFT 6
#define VUL5_WR_SIGN_MASK 0x1
#define VUL5_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL5_NORMAL_MODE_SFT 5
#define VUL5_NORMAL_MODE_MASK 0x1
#define VUL5_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL5_HALIGN_SFT 4
#define VUL5_HALIGN_MASK 0x1
#define VUL5_HALIGN_MASK_SFT (0x1 << 4)
#define VUL5_HD_MODE_SFT 0
#define VUL5_HD_MODE_MASK 0x3
#define VUL5_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_VUL6_CON0 */
#define VUL6_MODE_SFT 24
#define VUL6_MODE_MASK 0xf
#define VUL6_MODE_MASK_SFT (0xf << 24)
#define VUL6_SW_CLEAR_BUF_FULL_SFT 15
#define VUL6_SW_CLEAR_BUF_FULL_MASK 0x1
#define VUL6_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define VUL6_R_MONO_SFT 9
#define VUL6_R_MONO_MASK 0x1
#define VUL6_R_MONO_MASK_SFT (0x1 << 9)
#define VUL6_MONO_SFT 8
#define VUL6_MONO_MASK 0x1
#define VUL6_MONO_MASK_SFT (0x1 << 8)
#define VUL6_WR_SIGN_SFT 6
#define VUL6_WR_SIGN_MASK 0x1
#define VUL6_WR_SIGN_MASK_SFT (0x1 << 6)
#define VUL6_NORMAL_MODE_SFT 5
#define VUL6_NORMAL_MODE_MASK 0x1
#define VUL6_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define VUL6_HALIGN_SFT 4
#define VUL6_HALIGN_MASK 0x1
#define VUL6_HALIGN_MASK_SFT (0x1 << 4)
#define VUL6_HD_MODE_SFT 0
#define VUL6_HD_MODE_MASK 0x3
#define VUL6_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DAI_CON0 */
#define DAI_MODE_SFT 24
#define DAI_MODE_MASK 0x3
#define DAI_MODE_MASK_SFT (0x3 << 24)
#define DAI_SW_CLEAR_BUF_FULL_SFT 15
#define DAI_SW_CLEAR_BUF_FULL_MASK 0x1
#define DAI_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define DAI_DUPLICATE_WR_SFT 10
#define DAI_DUPLICATE_WR_MASK 0x1
#define DAI_DUPLICATE_WR_MASK_SFT (0x1 << 10)
#define DAI_MONO_SFT 8
#define DAI_MONO_MASK 0x1
#define DAI_MONO_MASK_SFT (0x1 << 8)
#define DAI_WR_SIGN_SFT 6
#define DAI_WR_SIGN_MASK 0x1
#define DAI_WR_SIGN_MASK_SFT (0x1 << 6)
#define DAI_NORMAL_MODE_SFT 5
#define DAI_NORMAL_MODE_MASK 0x1
#define DAI_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DAI_HALIGN_SFT 4
#define DAI_HALIGN_MASK 0x1
#define DAI_HALIGN_MASK_SFT (0x1 << 4)
#define DAI_HD_MODE_SFT 0
#define DAI_HD_MODE_MASK 0x3
#define DAI_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_MOD_DAI_CON0 */
#define MOD_DAI_MODE_SFT 24
#define MOD_DAI_MODE_MASK 0x3
#define MOD_DAI_MODE_MASK_SFT (0x3 << 24)
#define MOD_DAI_SW_CLEAR_BUF_FULL_SFT 15
#define MOD_DAI_SW_CLEAR_BUF_FULL_MASK 0x1
#define MOD_DAI_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define MOD_DAI_DUPLICATE_WR_SFT 10
#define MOD_DAI_DUPLICATE_WR_MASK 0x1
#define MOD_DAI_DUPLICATE_WR_MASK_SFT (0x1 << 10)
#define MOD_DAI_MONO_SFT 8
#define MOD_DAI_MONO_MASK 0x1
#define MOD_DAI_MONO_MASK_SFT (0x1 << 8)
#define MOD_DAI_WR_SIGN_SFT 6
#define MOD_DAI_WR_SIGN_MASK 0x1
#define MOD_DAI_WR_SIGN_MASK_SFT (0x1 << 6)
#define MOD_DAI_NORMAL_MODE_SFT 5
#define MOD_DAI_NORMAL_MODE_MASK 0x1
#define MOD_DAI_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define MOD_DAI_HALIGN_SFT 4
#define MOD_DAI_HALIGN_MASK 0x1
#define MOD_DAI_HALIGN_MASK_SFT (0x1 << 4)
#define MOD_DAI_HD_MODE_SFT 0
#define MOD_DAI_HD_MODE_MASK 0x3
#define MOD_DAI_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_DAI2_CON0 */
#define DAI2_MODE_SFT 24
#define DAI2_MODE_MASK 0xf
#define DAI2_MODE_MASK_SFT (0xf << 24)
#define DAI2_SW_CLEAR_BUF_FULL_SFT 15
#define DAI2_SW_CLEAR_BUF_FULL_MASK 0x1
#define DAI2_SW_CLEAR_BUF_FULL_MASK_SFT (0x1 << 15)
#define DAI2_DUPLICATE_WR_SFT 10
#define DAI2_DUPLICATE_WR_MASK 0x1
#define DAI2_DUPLICATE_WR_MASK_SFT (0x1 << 10)
#define DAI2_MONO_SFT 8
#define DAI2_MONO_MASK 0x1
#define DAI2_MONO_MASK_SFT (0x1 << 8)
#define DAI2_WR_SIGN_SFT 6
#define DAI2_WR_SIGN_MASK 0x1
#define DAI2_WR_SIGN_MASK_SFT (0x1 << 6)
#define DAI2_NORMAL_MODE_SFT 5
#define DAI2_NORMAL_MODE_MASK 0x1
#define DAI2_NORMAL_MODE_MASK_SFT (0x1 << 5)
#define DAI2_HALIGN_SFT 4
#define DAI2_HALIGN_MASK 0x1
#define DAI2_HALIGN_MASK_SFT (0x1 << 4)
#define DAI2_HD_MODE_SFT 0
#define DAI2_HD_MODE_MASK 0x3
#define DAI2_HD_MODE_MASK_SFT (0x3 << 0)
/* AFE_MEMIF_CON0 */
#define CPU_COMPACT_MODE_SFT 2
#define CPU_COMPACT_MODE_MASK 0x1
#define CPU_COMPACT_MODE_MASK_SFT (0x1 << 2)
#define CPU_HD_ALIGN_SFT 1
#define CPU_HD_ALIGN_MASK 0x1
#define CPU_HD_ALIGN_MASK_SFT (0x1 << 1)
#define SYSRAM_SIGN_SFT 0
#define SYSRAM_SIGN_MASK 0x1
#define SYSRAM_SIGN_MASK_SFT (0x1 << 0)
/* AFE_IRQ_MCU_CON0 */
#define IRQ31_MCU_ON_SFT 31
#define IRQ31_MCU_ON_MASK 0x1
#define IRQ31_MCU_ON_MASK_SFT (0x1 << 31)
#define IRQ26_MCU_ON_SFT 26
#define IRQ26_MCU_ON_MASK 0x1
#define IRQ26_MCU_ON_MASK_SFT (0x1 << 26)
#define IRQ25_MCU_ON_SFT 25
#define IRQ25_MCU_ON_MASK 0x1
#define IRQ25_MCU_ON_MASK_SFT (0x1 << 25)
#define IRQ24_MCU_ON_SFT 24
#define IRQ24_MCU_ON_MASK 0x1
#define IRQ24_MCU_ON_MASK_SFT (0x1 << 24)
#define IRQ23_MCU_ON_SFT 23
#define IRQ23_MCU_ON_MASK 0x1
#define IRQ23_MCU_ON_MASK_SFT (0x1 << 23)
#define IRQ22_MCU_ON_SFT 22
#define IRQ22_MCU_ON_MASK 0x1
#define IRQ22_MCU_ON_MASK_SFT (0x1 << 22)
#define IRQ21_MCU_ON_SFT 21
#define IRQ21_MCU_ON_MASK 0x1
#define IRQ21_MCU_ON_MASK_SFT (0x1 << 21)
#define IRQ20_MCU_ON_SFT 20
#define IRQ20_MCU_ON_MASK 0x1
#define IRQ20_MCU_ON_MASK_SFT (0x1 << 20)
#define IRQ19_MCU_ON_SFT 19
#define IRQ19_MCU_ON_MASK 0x1
#define IRQ19_MCU_ON_MASK_SFT (0x1 << 19)
#define IRQ18_MCU_ON_SFT 18
#define IRQ18_MCU_ON_MASK 0x1
#define IRQ18_MCU_ON_MASK_SFT (0x1 << 18)
#define IRQ17_MCU_ON_SFT 17
#define IRQ17_MCU_ON_MASK 0x1
#define IRQ17_MCU_ON_MASK_SFT (0x1 << 17)
#define IRQ16_MCU_ON_SFT 16
#define IRQ16_MCU_ON_MASK 0x1
#define IRQ16_MCU_ON_MASK_SFT (0x1 << 16)
#define IRQ15_MCU_ON_SFT 15
#define IRQ15_MCU_ON_MASK 0x1
#define IRQ15_MCU_ON_MASK_SFT (0x1 << 15)
#define IRQ14_MCU_ON_SFT 14
#define IRQ14_MCU_ON_MASK 0x1
#define IRQ14_MCU_ON_MASK_SFT (0x1 << 14)
#define IRQ13_MCU_ON_SFT 13
#define IRQ13_MCU_ON_MASK 0x1
#define IRQ13_MCU_ON_MASK_SFT (0x1 << 13)
#define IRQ12_MCU_ON_SFT 12
#define IRQ12_MCU_ON_MASK 0x1
#define IRQ12_MCU_ON_MASK_SFT (0x1 << 12)
#define IRQ11_MCU_ON_SFT 11
#define IRQ11_MCU_ON_MASK 0x1
#define IRQ11_MCU_ON_MASK_SFT (0x1 << 11)
#define IRQ10_MCU_ON_SFT 10
#define IRQ10_MCU_ON_MASK 0x1
#define IRQ10_MCU_ON_MASK_SFT (0x1 << 10)
#define IRQ9_MCU_ON_SFT 9
#define IRQ9_MCU_ON_MASK 0x1
#define IRQ9_MCU_ON_MASK_SFT (0x1 << 9)
#define IRQ8_MCU_ON_SFT 8
#define IRQ8_MCU_ON_MASK 0x1
#define IRQ8_MCU_ON_MASK_SFT (0x1 << 8)
#define IRQ7_MCU_ON_SFT 7
#define IRQ7_MCU_ON_MASK 0x1
#define IRQ7_MCU_ON_MASK_SFT (0x1 << 7)
#define IRQ6_MCU_ON_SFT 6
#define IRQ6_MCU_ON_MASK 0x1
#define IRQ6_MCU_ON_MASK_SFT (0x1 << 6)
#define IRQ5_MCU_ON_SFT 5
#define IRQ5_MCU_ON_MASK 0x1
#define IRQ5_MCU_ON_MASK_SFT (0x1 << 5)
#define IRQ4_MCU_ON_SFT 4
#define IRQ4_MCU_ON_MASK 0x1
#define IRQ4_MCU_ON_MASK_SFT (0x1 << 4)
#define IRQ3_MCU_ON_SFT 3
#define IRQ3_MCU_ON_MASK 0x1
#define IRQ3_MCU_ON_MASK_SFT (0x1 << 3)
#define IRQ2_MCU_ON_SFT 2
#define IRQ2_MCU_ON_MASK 0x1
#define IRQ2_MCU_ON_MASK_SFT (0x1 << 2)
#define IRQ1_MCU_ON_SFT 1
#define IRQ1_MCU_ON_MASK 0x1
#define IRQ1_MCU_ON_MASK_SFT (0x1 << 1)
#define IRQ0_MCU_ON_SFT 0
#define IRQ0_MCU_ON_MASK 0x1
#define IRQ0_MCU_ON_MASK_SFT (0x1 << 0)
/* AFE_IRQ_MCU_CON1 */
#define IRQ7_MCU_MODE_SFT 28
#define IRQ7_MCU_MODE_MASK 0xf
#define IRQ7_MCU_MODE_MASK_SFT (0xf << 28)
#define IRQ6_MCU_MODE_SFT 24
#define IRQ6_MCU_MODE_MASK 0xf
#define IRQ6_MCU_MODE_MASK_SFT (0xf << 24)
#define IRQ5_MCU_MODE_SFT 20
#define IRQ5_MCU_MODE_MASK 0xf
#define IRQ5_MCU_MODE_MASK_SFT (0xf << 20)
#define IRQ4_MCU_MODE_SFT 16
#define IRQ4_MCU_MODE_MASK 0xf
#define IRQ4_MCU_MODE_MASK_SFT (0xf << 16)
#define IRQ3_MCU_MODE_SFT 12
#define IRQ3_MCU_MODE_MASK 0xf
#define IRQ3_MCU_MODE_MASK_SFT (0xf << 12)
#define IRQ2_MCU_MODE_SFT 8
#define IRQ2_MCU_MODE_MASK 0xf
#define IRQ2_MCU_MODE_MASK_SFT (0xf << 8)
#define IRQ1_MCU_MODE_SFT 4
#define IRQ1_MCU_MODE_MASK 0xf
#define IRQ1_MCU_MODE_MASK_SFT (0xf << 4)
#define IRQ0_MCU_MODE_SFT 0
#define IRQ0_MCU_MODE_MASK 0xf
#define IRQ0_MCU_MODE_MASK_SFT (0xf << 0)
/* AFE_IRQ_MCU_CON2 */
#define IRQ15_MCU_MODE_SFT 28
#define IRQ15_MCU_MODE_MASK 0xf
#define IRQ15_MCU_MODE_MASK_SFT (0xf << 28)
#define IRQ14_MCU_MODE_SFT 24
#define IRQ14_MCU_MODE_MASK 0xf
#define IRQ14_MCU_MODE_MASK_SFT (0xf << 24)
#define IRQ13_MCU_MODE_SFT 20
#define IRQ13_MCU_MODE_MASK 0xf
#define IRQ13_MCU_MODE_MASK_SFT (0xf << 20)
#define IRQ12_MCU_MODE_SFT 16
#define IRQ12_MCU_MODE_MASK 0xf
#define IRQ12_MCU_MODE_MASK_SFT (0xf << 16)
#define IRQ11_MCU_MODE_SFT 12
#define IRQ11_MCU_MODE_MASK 0xf
#define IRQ11_MCU_MODE_MASK_SFT (0xf << 12)
#define IRQ10_MCU_MODE_SFT 8
#define IRQ10_MCU_MODE_MASK 0xf
#define IRQ10_MCU_MODE_MASK_SFT (0xf << 8)
#define IRQ9_MCU_MODE_SFT 4
#define IRQ9_MCU_MODE_MASK 0xf
#define IRQ9_MCU_MODE_MASK_SFT (0xf << 4)
#define IRQ8_MCU_MODE_SFT 0
#define IRQ8_MCU_MODE_MASK 0xf
#define IRQ8_MCU_MODE_MASK_SFT (0xf << 0)
/* AFE_IRQ_MCU_CON3 */
#define IRQ23_MCU_MODE_SFT 28
#define IRQ23_MCU_MODE_MASK 0xf
#define IRQ23_MCU_MODE_MASK_SFT (0xf << 28)
#define IRQ22_MCU_MODE_SFT 24
#define IRQ22_MCU_MODE_MASK 0xf
#define IRQ22_MCU_MODE_MASK_SFT (0xf << 24)
#define IRQ21_MCU_MODE_SFT 20
#define IRQ21_MCU_MODE_MASK 0xf
#define IRQ21_MCU_MODE_MASK_SFT (0xf << 20)
#define IRQ20_MCU_MODE_SFT 16
#define IRQ20_MCU_MODE_MASK 0xf
#define IRQ20_MCU_MODE_MASK_SFT (0xf << 16)
#define IRQ19_MCU_MODE_SFT 12
#define IRQ19_MCU_MODE_MASK 0xf
#define IRQ19_MCU_MODE_MASK_SFT (0xf << 12)
#define IRQ18_MCU_MODE_SFT 8
#define IRQ18_MCU_MODE_MASK 0xf
#define IRQ18_MCU_MODE_MASK_SFT (0xf << 8)
#define IRQ17_MCU_MODE_SFT 4
#define IRQ17_MCU_MODE_MASK 0xf
#define IRQ17_MCU_MODE_MASK_SFT (0xf << 4)
#define IRQ16_MCU_MODE_SFT 0
#define IRQ16_MCU_MODE_MASK 0xf
#define IRQ16_MCU_MODE_MASK_SFT (0xf << 0)
/* AFE_IRQ_MCU_CON4 */
#define IRQ26_MCU_MODE_SFT 8
#define IRQ26_MCU_MODE_MASK 0xf
#define IRQ26_MCU_MODE_MASK_SFT (0xf << 8)
#define IRQ25_MCU_MODE_SFT 4
#define IRQ25_MCU_MODE_MASK 0xf
#define IRQ25_MCU_MODE_MASK_SFT (0xf << 4)
#define IRQ24_MCU_MODE_SFT 0
#define IRQ24_MCU_MODE_MASK 0xf
#define IRQ24_MCU_MODE_MASK_SFT (0xf << 0)
/* AFE_IRQ_MCU_CLR */
#define IRQ31_MCU_CLR_SFT 31
#define IRQ31_MCU_CLR_MASK 0x1
#define IRQ31_MCU_CLR_MASK_SFT (0x1 << 31)
#define IRQ26_MCU_CLR_SFT 26
#define IRQ26_MCU_CLR_MASK 0x1
#define IRQ26_MCU_CLR_MASK_SFT (0x1 << 26)
#define IRQ25_MCU_CLR_SFT 25
#define IRQ25_MCU_CLR_MASK 0x1
#define IRQ25_MCU_CLR_MASK_SFT (0x1 << 25)
#define IRQ24_MCU_CLR_SFT 24
#define IRQ24_MCU_CLR_MASK 0x1
#define IRQ24_MCU_CLR_MASK_SFT (0x1 << 24)
#define IRQ23_MCU_CLR_SFT 23
#define IRQ23_MCU_CLR_MASK 0x1
#define IRQ23_MCU_CLR_MASK_SFT (0x1 << 23)
#define IRQ22_MCU_CLR_SFT 22
#define IRQ22_MCU_CLR_MASK 0x1
#define IRQ22_MCU_CLR_MASK_SFT (0x1 << 22)
#define IRQ21_MCU_CLR_SFT 21
#define IRQ21_MCU_CLR_MASK 0x1
#define IRQ21_MCU_CLR_MASK_SFT (0x1 << 21)
#define IRQ20_MCU_CLR_SFT 20
#define IRQ20_MCU_CLR_MASK 0x1
#define IRQ20_MCU_CLR_MASK_SFT (0x1 << 20)
#define IRQ19_MCU_CLR_SFT 19
#define IRQ19_MCU_CLR_MASK 0x1
#define IRQ19_MCU_CLR_MASK_SFT (0x1 << 19)
#define IRQ18_MCU_CLR_SFT 18
#define IRQ18_MCU_CLR_MASK 0x1
#define IRQ18_MCU_CLR_MASK_SFT (0x1 << 18)
#define IRQ17_MCU_CLR_SFT 17
#define IRQ17_MCU_CLR_MASK 0x1
#define IRQ17_MCU_CLR_MASK_SFT (0x1 << 17)
#define IRQ16_MCU_CLR_SFT 16
#define IRQ16_MCU_CLR_MASK 0x1
#define IRQ16_MCU_CLR_MASK_SFT (0x1 << 16)
#define IRQ15_MCU_CLR_SFT 15
#define IRQ15_MCU_CLR_MASK 0x1
#define IRQ15_MCU_CLR_MASK_SFT (0x1 << 15)
#define IRQ14_MCU_CLR_SFT 14
#define IRQ14_MCU_CLR_MASK 0x1
#define IRQ14_MCU_CLR_MASK_SFT (0x1 << 14)
#define IRQ13_MCU_CLR_SFT 13
#define IRQ13_MCU_CLR_MASK 0x1
#define IRQ13_MCU_CLR_MASK_SFT (0x1 << 13)
#define IRQ12_MCU_CLR_SFT 12
#define IRQ12_MCU_CLR_MASK 0x1
#define IRQ12_MCU_CLR_MASK_SFT (0x1 << 12)
#define IRQ11_MCU_CLR_SFT 11
#define IRQ11_MCU_CLR_MASK 0x1
#define IRQ11_MCU_CLR_MASK_SFT (0x1 << 11)
#define IRQ10_MCU_CLR_SFT 10
#define IRQ10_MCU_CLR_MASK 0x1
#define IRQ10_MCU_CLR_MASK_SFT (0x1 << 10)
#define IRQ9_MCU_CLR_SFT 9
#define IRQ9_MCU_CLR_MASK 0x1
#define IRQ9_MCU_CLR_MASK_SFT (0x1 << 9)
#define IRQ8_MCU_CLR_SFT 8
#define IRQ8_MCU_CLR_MASK 0x1
#define IRQ8_MCU_CLR_MASK_SFT (0x1 << 8)
#define IRQ7_MCU_CLR_SFT 7
#define IRQ7_MCU_CLR_MASK 0x1
#define IRQ7_MCU_CLR_MASK_SFT (0x1 << 7)
#define IRQ6_MCU_CLR_SFT 6
#define IRQ6_MCU_CLR_MASK 0x1
#define IRQ6_MCU_CLR_MASK_SFT (0x1 << 6)
#define IRQ5_MCU_CLR_SFT 5
#define IRQ5_MCU_CLR_MASK 0x1
#define IRQ5_MCU_CLR_MASK_SFT (0x1 << 5)
#define IRQ4_MCU_CLR_SFT 4
#define IRQ4_MCU_CLR_MASK 0x1
#define IRQ4_MCU_CLR_MASK_SFT (0x1 << 4)
#define IRQ3_MCU_CLR_SFT 3
#define IRQ3_MCU_CLR_MASK 0x1
#define IRQ3_MCU_CLR_MASK_SFT (0x1 << 3)
#define IRQ2_MCU_CLR_SFT 2
#define IRQ2_MCU_CLR_MASK 0x1
#define IRQ2_MCU_CLR_MASK_SFT (0x1 << 2)
#define IRQ1_MCU_CLR_SFT 1
#define IRQ1_MCU_CLR_MASK 0x1
#define IRQ1_MCU_CLR_MASK_SFT (0x1 << 1)
#define IRQ0_MCU_CLR_SFT 0
#define IRQ0_MCU_CLR_MASK 0x1
#define IRQ0_MCU_CLR_MASK_SFT (0x1 << 0)
/* AFE_IRQ_MCU_EN */
#define IRQ31_MCU_EN_SFT 31
#define IRQ30_MCU_EN_SFT 30
#define IRQ29_MCU_EN_SFT 29
#define IRQ28_MCU_EN_SFT 28
#define IRQ27_MCU_EN_SFT 27
#define IRQ26_MCU_EN_SFT 26
#define IRQ25_MCU_EN_SFT 25
#define IRQ24_MCU_EN_SFT 24
#define IRQ23_MCU_EN_SFT 23
#define IRQ22_MCU_EN_SFT 22
#define IRQ21_MCU_EN_SFT 21
#define IRQ20_MCU_EN_SFT 20
#define IRQ19_MCU_EN_SFT 19
#define IRQ18_MCU_EN_SFT 18
#define IRQ17_MCU_EN_SFT 17
#define IRQ16_MCU_EN_SFT 16
#define IRQ15_MCU_EN_SFT 15
#define IRQ14_MCU_EN_SFT 14
#define IRQ13_MCU_EN_SFT 13
#define IRQ12_MCU_EN_SFT 12
#define IRQ11_MCU_EN_SFT 11
#define IRQ10_MCU_EN_SFT 10
#define IRQ9_MCU_EN_SFT 9
#define IRQ8_MCU_EN_SFT 8
#define IRQ7_MCU_EN_SFT 7
#define IRQ6_MCU_EN_SFT 6
#define IRQ5_MCU_EN_SFT 5
#define IRQ4_MCU_EN_SFT 4
#define IRQ3_MCU_EN_SFT 3
#define IRQ2_MCU_EN_SFT 2
#define IRQ1_MCU_EN_SFT 1
#define IRQ0_MCU_EN_SFT 0
/* AFE_IRQ_MCU_SCP_EN */
#define IRQ31_MCU_SCP_EN_SFT 31
#define IRQ30_MCU_SCP_EN_SFT 30
#define IRQ29_MCU_SCP_EN_SFT 29
#define IRQ28_MCU_SCP_EN_SFT 28
#define IRQ27_MCU_SCP_EN_SFT 27
#define IRQ26_MCU_SCP_EN_SFT 26
#define IRQ25_MCU_SCP_EN_SFT 25
#define IRQ24_MCU_SCP_EN_SFT 24
#define IRQ23_MCU_SCP_EN_SFT 23
#define IRQ22_MCU_SCP_EN_SFT 22
#define IRQ21_MCU_SCP_EN_SFT 21
#define IRQ20_MCU_SCP_EN_SFT 20
#define IRQ19_MCU_SCP_EN_SFT 19
#define IRQ18_MCU_SCP_EN_SFT 18
#define IRQ17_MCU_SCP_EN_SFT 17
#define IRQ16_MCU_SCP_EN_SFT 16
#define IRQ15_MCU_SCP_EN_SFT 15
#define IRQ14_MCU_SCP_EN_SFT 14
#define IRQ13_MCU_SCP_EN_SFT 13
#define IRQ12_MCU_SCP_EN_SFT 12
#define IRQ11_MCU_SCP_EN_SFT 11
#define IRQ10_MCU_SCP_EN_SFT 10
#define IRQ9_MCU_SCP_EN_SFT 9
#define IRQ8_MCU_SCP_EN_SFT 8
#define IRQ7_MCU_SCP_EN_SFT 7
#define IRQ6_MCU_SCP_EN_SFT 6
#define IRQ5_MCU_SCP_EN_SFT 5
#define IRQ4_MCU_SCP_EN_SFT 4
#define IRQ3_MCU_SCP_EN_SFT 3
#define IRQ2_MCU_SCP_EN_SFT 2
#define IRQ1_MCU_SCP_EN_SFT 1
#define IRQ0_MCU_SCP_EN_SFT 0
/* AFE_AUD_PAD_TOP */
#define AUD_PAD_TOP_MON_SFT 15
#define AUD_PAD_TOP_MON_MASK 0x1ffff
#define AUD_PAD_TOP_MON_MASK_SFT (0x1ffff << 15)
#define AUD_PAD_TOP_FIFO_RSP_SFT 4
#define AUD_PAD_TOP_FIFO_RSP_MASK 0xf
#define AUD_PAD_TOP_FIFO_RSP_MASK_SFT (0xf << 4)
#define RG_RX_PROTOCOL2_SFT 3
#define RG_RX_PROTOCOL2_MASK 0x1
#define RG_RX_PROTOCOL2_MASK_SFT (0x1 << 3)
#define RESERVDED_01_SFT 1
#define RESERVDED_01_MASK 0x3
#define RESERVDED_01_MASK_SFT (0x3 << 1)
#define RG_RX_FIFO_ON_SFT 0
#define RG_RX_FIFO_ON_MASK 0x1
#define RG_RX_FIFO_ON_MASK_SFT (0x1 << 0)
/* AFE_ADDA_MTKAIF_SYNCWORD_CFG */
#define RG_ADDA6_MTKAIF_RX_SYNC_WORD2_DISABLE_SFT 23
#define RG_ADDA6_MTKAIF_RX_SYNC_WORD2_DISABLE_MASK 0x1
#define RG_ADDA6_MTKAIF_RX_SYNC_WORD2_DISABLE_MASK_SFT (0x1 << 23)
#define RG_ADDA_MTKAIF_RX_SYNC_WORD2_DISABLE_SFT 15
#define RG_ADDA_MTKAIF_RX_SYNC_WORD2_DISABLE_MASK 0x1
#define RG_ADDA_MTKAIF_RX_SYNC_WORD2_DISABLE_MASK_SFT (0x1 << 15)
#define RG_ADDA_MTKAIF_RX_SYNC_WORD1_DISABLE_SFT 11
#define RG_ADDA_MTKAIF_RX_SYNC_WORD1_DISABLE_MASK 0x1
#define RG_ADDA_MTKAIF_RX_SYNC_WORD1_DISABLE_MASK_SFT (0x1 << 11)
/* AFE_ADDA_MTKAIF_RX_CFG0 */
#define MTKAIF_RXIF_VOICE_MODE_SFT 20
#define MTKAIF_RXIF_VOICE_MODE_MASK 0xf
#define MTKAIF_RXIF_VOICE_MODE_MASK_SFT (0xf << 20)
#define MTKAIF_RXIF_DETECT_ON_SFT 16
#define MTKAIF_RXIF_DETECT_ON_MASK 0x1
#define MTKAIF_RXIF_DETECT_ON_MASK_SFT (0x1 << 16)
#define MTKAIF_RXIF_DATA_BIT_SFT 8
#define MTKAIF_RXIF_DATA_BIT_MASK 0x7
#define MTKAIF_RXIF_DATA_BIT_MASK_SFT (0x7 << 8)
#define MTKAIF_RXIF_FIFO_RSP_SFT 4
#define MTKAIF_RXIF_FIFO_RSP_MASK 0x7
#define MTKAIF_RXIF_FIFO_RSP_MASK_SFT (0x7 << 4)
#define MTKAIF_RXIF_DATA_MODE_SFT 0
#define MTKAIF_RXIF_DATA_MODE_MASK 0x1
#define MTKAIF_RXIF_DATA_MODE_MASK_SFT (0x1 << 0)
/* GENERAL_ASRC_MODE */
#define GENERAL2_ASRCOUT_MODE_SFT 12
#define GENERAL2_ASRCOUT_MODE_MASK 0xf
#define GENERAL2_ASRCOUT_MODE_MASK_SFT (0xf << 12)
#define GENERAL2_ASRCIN_MODE_SFT 8
#define GENERAL2_ASRCIN_MODE_MASK 0xf
#define GENERAL2_ASRCIN_MODE_MASK_SFT (0xf << 8)
#define GENERAL1_ASRCOUT_MODE_SFT 4
#define GENERAL1_ASRCOUT_MODE_MASK 0xf
#define GENERAL1_ASRCOUT_MODE_MASK_SFT (0xf << 4)
#define GENERAL1_ASRCIN_MODE_SFT 0
#define GENERAL1_ASRCIN_MODE_MASK 0xf
#define GENERAL1_ASRCIN_MODE_MASK_SFT (0xf << 0)
/* GENERAL_ASRC_EN_ON */
#define GENERAL2_ASRC_EN_ON_SFT 1
#define GENERAL2_ASRC_EN_ON_MASK 0x1
#define GENERAL2_ASRC_EN_ON_MASK_SFT (0x1 << 1)
#define GENERAL1_ASRC_EN_ON_SFT 0
#define GENERAL1_ASRC_EN_ON_MASK 0x1
#define GENERAL1_ASRC_EN_ON_MASK_SFT (0x1 << 0)
/* AFE_GENERAL1_ASRC_2CH_CON0 */
#define G_SRC_CHSET_STR_CLR_SFT 4
#define G_SRC_CHSET_STR_CLR_MASK 0x1
#define G_SRC_CHSET_STR_CLR_MASK_SFT (0x1 << 4)
#define G_SRC_CHSET_ON_SFT 2
#define G_SRC_CHSET_ON_MASK 0x1
#define G_SRC_CHSET_ON_MASK_SFT (0x1 << 2)
#define G_SRC_COEFF_SRAM_CTRL_SFT 1
#define G_SRC_COEFF_SRAM_CTRL_MASK 0x1
#define G_SRC_COEFF_SRAM_CTRL_MASK_SFT (0x1 << 1)
#define G_SRC_ASM_ON_SFT 0
#define G_SRC_ASM_ON_MASK 0x1
#define G_SRC_ASM_ON_MASK_SFT (0x1 << 0)
/* AFE_GENERAL1_ASRC_2CH_CON3 */
#define G_SRC_ASM_FREQ_4_SFT 0
#define G_SRC_ASM_FREQ_4_MASK 0xffffff
#define G_SRC_ASM_FREQ_4_MASK_SFT (0xffffff << 0)
/* AFE_GENERAL1_ASRC_2CH_CON4 */
#define G_SRC_ASM_FREQ_5_SFT 0
#define G_SRC_ASM_FREQ_5_MASK 0xffffff
#define G_SRC_ASM_FREQ_5_MASK_SFT (0xffffff << 0)
/* AFE_GENERAL1_ASRC_2CH_CON13 */
#define G_SRC_COEFF_SRAM_ADR_SFT 0
#define G_SRC_COEFF_SRAM_ADR_MASK 0x3f
#define G_SRC_COEFF_SRAM_ADR_MASK_SFT (0x3f << 0)
/* AFE_GENERAL1_ASRC_2CH_CON2 */
#define G_SRC_CHSET_O16BIT_SFT 19
#define G_SRC_CHSET_O16BIT_MASK 0x1
#define G_SRC_CHSET_O16BIT_MASK_SFT (0x1 << 19)
#define G_SRC_CHSET_CLR_IIR_HISTORY_SFT 17
#define G_SRC_CHSET_CLR_IIR_HISTORY_MASK 0x1
#define G_SRC_CHSET_CLR_IIR_HISTORY_MASK_SFT (0x1 << 17)
#define G_SRC_CHSET_IS_MONO_SFT 16
#define G_SRC_CHSET_IS_MONO_MASK 0x1
#define G_SRC_CHSET_IS_MONO_MASK_SFT (0x1 << 16)
#define G_SRC_CHSET_IIR_EN_SFT 11
#define G_SRC_CHSET_IIR_EN_MASK 0x1
#define G_SRC_CHSET_IIR_EN_MASK_SFT (0x1 << 11)
#define G_SRC_CHSET_IIR_STAGE_SFT 8
#define G_SRC_CHSET_IIR_STAGE_MASK 0x7
#define G_SRC_CHSET_IIR_STAGE_MASK_SFT (0x7 << 8)
#define G_SRC_CHSET_STR_CLR_RU_SFT 5
#define G_SRC_CHSET_STR_CLR_RU_MASK 0x1
#define G_SRC_CHSET_STR_CLR_RU_MASK_SFT (0x1 << 5)
#define G_SRC_CHSET_ON_SFT 2
#define G_SRC_CHSET_ON_MASK 0x1
#define G_SRC_CHSET_ON_MASK_SFT (0x1 << 2)
#define G_SRC_COEFF_SRAM_CTRL_SFT 1
#define G_SRC_COEFF_SRAM_CTRL_MASK 0x1
#define G_SRC_COEFF_SRAM_CTRL_MASK_SFT (0x1 << 1)
#define G_SRC_ASM_ON_SFT 0
#define G_SRC_ASM_ON_MASK 0x1
#define G_SRC_ASM_ON_MASK_SFT (0x1 << 0)
/* AFE_TINY_CONN0 */
#define O_3_CFG_SFT 24
#define O_3_CFG_MASK 0x1f
#define O_3_CFG_MASK_SFT (0x1f << 24)
#define O_2_CFG_SFT 16
#define O_2_CFG_MASK 0x1f
#define O_2_CFG_MASK_SFT (0x1f << 16)
#define O_1_CFG_SFT 8
#define O_1_CFG_MASK 0x1f
#define O_1_CFG_MASK_SFT (0x1f << 8)
#define O_0_CFG_SFT 0
#define O_0_CFG_MASK 0x1f
#define O_0_CFG_MASK_SFT (0x1f << 0)
/* AFE_TINY_CONN5 */
#define O_23_CFG_SFT 24
#define O_23_CFG_MASK 0x1f
#define O_23_CFG_MASK_SFT (0x1f << 24)
#define O_22_CFG_SFT 16
#define O_22_CFG_MASK 0x1f
#define O_22_CFG_MASK_SFT (0x1f << 16)
#define O_21_CFG_SFT 8
#define O_21_CFG_MASK 0x1f
#define O_21_CFG_MASK_SFT (0x1f << 8)
#define O_20_CFG_SFT 0
#define O_20_CFG_MASK 0x1f
#define O_20_CFG_MASK_SFT (0x1f << 0)
/* AFE_MEMIF_CONN */
#define VUL6_USE_TINY_SFT 8
#define VUL6_USE_TINY_MASK 1
#define VUL6_USE_TINY_MASK_SFT (0x1 << 8)
#define VUL5_USE_TINY_SFT 7
#define VUL5_USE_TINY_MASK 1
#define VUL5_USE_TINY_MASK_SFT (0x1 << 7)
#define VUL4_USE_TINY_SFT 6
#define VUL4_USE_TINY_MASK 1
#define VUL4_USE_TINY_MASK_SFT (0x1 << 6)
#define VUL3_USE_TINY_SFT 5
#define VUL3_USE_TINY_MASK 1
#define VUL3_USE_TINY_MASK_SFT (0x1 << 5)
#define AWB2_USE_TINY_SFT 4
#define AWB2_USE_TINY_MASK 1
#define AWB2_USE_TINY_MASK_SFT (0x1 << 4)
#define AWB_USE_TINY_SFT 3
#define AWB_USE_TINY_MASK 1
#define AWB_USE_TINY_MASK_SFT (0x1 << 3)
#define VUL12_USE_TINY_SFT 2
#define VUL12_USE_TINY_MASK 1
#define VUL12_USE_TINY_MASK_SFT (0x1 << 2)
#define VUL2_USE_TINY_SFT 1
#define VUL2_USE_TINY_MASK 1
#define VUL2_USE_TINY_MASK_SFT (0x1 << 1)
#define VUL1_USE_TINY_SFT 0
#define VUL1_USE_TINY_MASK 1
#define VUL1_USE_TINY_MASK_SFT (0x1 << 0)
/* AFE_ADDA_DL_SDM_DITHER_CON */
#define AFE_DL_SDM_DITHER_64TAP_EN_SFT 20
#define AFE_DL_SDM_DITHER_64TAP_EN_MASK 0x1
#define AFE_DL_SDM_DITHER_64TAP_EN_MASK_SFT (0x1 << 20)
#define AFE_DL_SDM_DITHER_EN_SFT 16
#define AFE_DL_SDM_DITHER_EN_MASK 0x1
#define AFE_DL_SDM_DITHER_EN_MASK_SFT (0x1 << 16)
#define AFE_DL_SDM_DITHER_GAIN_SFT 0
#define AFE_DL_SDM_DITHER_GAIN_MASK 0xff
#define AFE_DL_SDM_DITHER_GAIN_MASK_SFT (0xff << 0)
/* AFE_ADDA_DL_SDM_AUTO_RESET_CON */
#define SDM_AUTO_RESET_TEST_ON_SFT 31
#define SDM_AUTO_RESET_TEST_ON_MASK 0x1
#define SDM_AUTO_RESET_TEST_ON_MASK_SFT (0x1 << 31)
#define AFE_DL_USE_NEW_2ND_SDM_SFT 28
#define AFE_DL_USE_NEW_2ND_SDM_MASK 0x1
#define AFE_DL_USE_NEW_2ND_SDM_MASK_SFT (0x1 << 28)
#define SDM_AUTO_RESET_COUNT_TH_SFT 0
#define SDM_AUTO_RESET_COUNT_TH_MASK 0xffffff
#define SDM_AUTO_RESET_COUNT_TH_MASK_SFT (0xffffff << 0)
/* AFE_ASRC_2CH_CON0 */
#define CON0_CHSET_STR_CLR_SFT 4
#define CON0_CHSET_STR_CLR_MASK 1
#define CON0_CHSET_STR_CLR_MASK_SFT (0x1 << 4)
#define CON0_ASM_ON_SFT 0
#define CON0_ASM_ON_MASK 1
#define CON0_ASM_ON_MASK_SFT (0x1 << 0)
/* AFE_ASRC_2CH_CON5 */
#define CALI_EN_SFT 0
#define CALI_EN_MASK 1
#define CALI_EN_MASK_SFT (0x1 << 0)
/* register definition */
#define AUDIO_TOP_CON0 0x0
#define AUDIO_TOP_CON1 0x4
#define AUDIO_TOP_CON2 0x8
#define AUDIO_TOP_CON3 0xc
#define AFE_DAC_CON0 0x10
#define AFE_I2S_CON 0x18
#define AFE_CONN0 0x20
#define AFE_CONN1 0x24
#define AFE_CONN2 0x28
#define AFE_CONN3 0x2c
#define AFE_CONN4 0x30
#define AFE_I2S_CON1 0x34
#define AFE_I2S_CON2 0x38
#define AFE_I2S_CON3 0x40
#define AFE_CONN5 0x44
#define AFE_CONN_24BIT 0x48
#define AFE_DL1_CON0 0x4c
#define AFE_DL1_BASE_MSB 0x50
#define AFE_DL1_BASE 0x54
#define AFE_DL1_CUR_MSB 0x58
#define AFE_DL1_CUR 0x5c
#define AFE_DL1_END_MSB 0x60
#define AFE_DL1_END 0x64
#define AFE_DL2_CON0 0x68
#define AFE_DL2_BASE_MSB 0x6c
#define AFE_DL2_BASE 0x70
#define AFE_DL2_CUR_MSB 0x74
#define AFE_DL2_CUR 0x78
#define AFE_DL2_END_MSB 0x7c
#define AFE_DL2_END 0x80
#define AFE_DL3_CON0 0x84
#define AFE_DL3_BASE_MSB 0x88
#define AFE_DL3_BASE 0x8c
#define AFE_DL3_CUR_MSB 0x90
#define AFE_DL3_CUR 0x94
#define AFE_DL3_END_MSB 0x98
#define AFE_DL3_END 0x9c
#define AFE_CONN6 0xbc
#define AFE_DL4_CON0 0xcc
#define AFE_DL4_BASE_MSB 0xd0
#define AFE_DL4_BASE 0xd4
#define AFE_DL4_CUR_MSB 0xd8
#define AFE_DL4_CUR 0xdc
#define AFE_DL4_END_MSB 0xe0
#define AFE_DL4_END 0xe4
#define AFE_DL12_CON0 0xe8
#define AFE_DL12_BASE_MSB 0xec
#define AFE_DL12_BASE 0xf0
#define AFE_DL12_CUR_MSB 0xf4
#define AFE_DL12_CUR 0xf8
#define AFE_DL12_END_MSB 0xfc
#define AFE_DL12_END 0x100
#define AFE_ADDA_DL_SRC2_CON0 0x108
#define AFE_ADDA_DL_SRC2_CON1 0x10c
#define AFE_ADDA_UL_SRC_CON0 0x114
#define AFE_ADDA_UL_SRC_CON1 0x118
#define AFE_ADDA_TOP_CON0 0x120
#define AFE_ADDA_UL_DL_CON0 0x124
#define AFE_ADDA_SRC_DEBUG 0x12c
#define AFE_ADDA_SRC_DEBUG_MON0 0x130
#define AFE_ADDA_SRC_DEBUG_MON1 0x134
#define AFE_ADDA_UL_SRC_MON0 0x148
#define AFE_ADDA_UL_SRC_MON1 0x14c
#define AFE_SRAM_BOUND 0x154
#define AFE_VUL_CON0 0x170
#define AFE_VUL_BASE_MSB 0x174
#define AFE_VUL_BASE 0x178
#define AFE_VUL_CUR_MSB 0x17c
#define AFE_VUL_CUR 0x180
#define AFE_VUL_END_MSB 0x184
#define AFE_VUL_END 0x188
#define AFE_ADDA_3RD_DAC_DL_SDM_AUTO_RESET_CON 0x18c
#define AFE_ADDA_3RD_DAC_DL_SRC2_CON0 0x190
#define AFE_ADDA_3RD_DAC_DL_SRC2_CON1 0x194
#define AFE_ADDA_3RD_DAC_PREDIS_CON0 0x1a0
#define AFE_ADDA_3RD_DAC_PREDIS_CON1 0x1a4
#define AFE_ADDA_3RD_DAC_PREDIS_CON2 0x1a8
#define AFE_ADDA_3RD_DAC_PREDIS_CON3 0x1ac
#define AFE_ADDA_3RD_DAC_DL_SDM_DCCOMP_CON 0x1b0
#define AFE_ADDA_3RD_DAC_DL_SDM_TEST 0x1b4
#define AFE_ADDA_3RD_DAC_DL_DC_COMP_CFG0 0x1b8
#define AFE_ADDA_3RD_DAC_DL_DC_COMP_CFG1 0x1bc
#define AFE_ADDA_3RD_DAC_DL_SDM_FIFO_MON 0x1c0
#define AFE_ADDA_3RD_DAC_DL_SRC_LCH_MON 0x1c4
#define AFE_ADDA_3RD_DAC_DL_SRC_RCH_MON 0x1c8
#define AFE_ADDA_3RD_DAC_DL_SDM_OUT_MON 0x1cc
#define AFE_SIDETONE_DEBUG 0x1d0
#define AFE_SIDETONE_MON 0x1d4
#define AFE_ADDA_3RD_DAC_DL_SDM_DITHER_CON 0x1d8
#define AFE_SINEGEN_CON2 0x1dc
#define AFE_SIDETONE_CON0 0x1e0
#define AFE_SIDETONE_COEFF 0x1e4
#define AFE_SIDETONE_CON1 0x1e8
#define AFE_SIDETONE_GAIN 0x1ec
#define AFE_SINEGEN_CON0 0x1f0
#define AFE_TOP_CON0 0x200
#define AFE_VUL2_CON0 0x20c
#define AFE_VUL2_BASE_MSB 0x210
#define AFE_VUL2_BASE 0x214
#define AFE_VUL2_CUR_MSB 0x218
#define AFE_VUL2_CUR 0x21c
#define AFE_VUL2_END_MSB 0x220
#define AFE_VUL2_END 0x224
#define AFE_VUL3_CON0 0x228
#define AFE_VUL3_BASE_MSB 0x22c
#define AFE_VUL3_BASE 0x230
#define AFE_VUL3_CUR_MSB 0x234
#define AFE_VUL3_CUR 0x238
#define AFE_VUL3_END_MSB 0x23c
#define AFE_VUL3_END 0x240
#define AFE_BUSY 0x244
#define AFE_BUS_CFG 0x250
#define AFE_ADDA_PREDIS_CON0 0x260
#define AFE_ADDA_PREDIS_CON1 0x264
#define AFE_I2S_MON 0x27c
#define AFE_ADDA_IIR_COEF_02_01 0x290
#define AFE_ADDA_IIR_COEF_04_03 0x294
#define AFE_ADDA_IIR_COEF_06_05 0x298
#define AFE_ADDA_IIR_COEF_08_07 0x29c
#define AFE_ADDA_IIR_COEF_10_09 0x2a0
#define AFE_IRQ_MCU_CON1 0x2e4
#define AFE_IRQ_MCU_CON2 0x2e8
#define AFE_DAC_MON 0x2ec
#define AFE_IRQ_MCU_CON3 0x2f0
#define AFE_IRQ_MCU_CON4 0x2f4
#define AFE_IRQ_MCU_CNT0 0x300
#define AFE_IRQ_MCU_CNT6 0x304
#define AFE_IRQ_MCU_CNT8 0x308
#define AFE_IRQ_MCU_DSP2_EN 0x30c
#define AFE_IRQ0_MCU_CNT_MON 0x310
#define AFE_IRQ6_MCU_CNT_MON 0x314
#define AFE_VUL4_CON0 0x358
#define AFE_VUL4_BASE_MSB 0x35c
#define AFE_VUL4_BASE 0x360
#define AFE_VUL4_CUR_MSB 0x364
#define AFE_VUL4_CUR 0x368
#define AFE_VUL4_END_MSB 0x36c
#define AFE_VUL4_END 0x370
#define AFE_VUL12_CON0 0x374
#define AFE_VUL12_BASE_MSB 0x378
#define AFE_VUL12_BASE 0x37c
#define AFE_VUL12_CUR_MSB 0x380
#define AFE_VUL12_CUR 0x384
#define AFE_VUL12_END_MSB 0x388
#define AFE_VUL12_END 0x38c
#define AFE_IRQ3_MCU_CNT_MON 0x398
#define AFE_IRQ4_MCU_CNT_MON 0x39c
#define AFE_IRQ_MCU_CON0 0x3a0
#define AFE_IRQ_MCU_STATUS 0x3a4
#define AFE_IRQ_MCU_CLR 0x3a8
#define AFE_IRQ_MCU_CNT1 0x3ac
#define AFE_IRQ_MCU_CNT2 0x3b0
#define AFE_IRQ_MCU_EN 0x3b4
#define AFE_IRQ_MCU_MON2 0x3b8
#define AFE_IRQ_MCU_CNT5 0x3bc
#define AFE_IRQ1_MCU_CNT_MON 0x3c0
#define AFE_IRQ2_MCU_CNT_MON 0x3c4
#define AFE_IRQ5_MCU_CNT_MON 0x3cc
#define AFE_IRQ_MCU_DSP_EN 0x3d0
#define AFE_IRQ_MCU_SCP_EN 0x3d4
#define AFE_IRQ_MCU_CNT7 0x3dc
#define AFE_IRQ7_MCU_CNT_MON 0x3e0
#define AFE_IRQ_MCU_CNT3 0x3e4
#define AFE_IRQ_MCU_CNT4 0x3e8
#define AFE_IRQ_MCU_CNT11 0x3ec
#define AFE_APLL1_TUNER_CFG 0x3f0
#define AFE_APLL2_TUNER_CFG 0x3f4
#define AFE_IRQ_MCU_MISS_CLR 0x3f8
#define AFE_CONN33 0x408
#define AFE_IRQ_MCU_CNT12 0x40c
#define AFE_GAIN1_CON0 0x410
#define AFE_GAIN1_CON1 0x414
#define AFE_GAIN1_CON2 0x418
#define AFE_GAIN1_CON3 0x41c
#define AFE_CONN7 0x420
#define AFE_GAIN1_CUR 0x424
#define AFE_GAIN2_CON0 0x428
#define AFE_GAIN2_CON1 0x42c
#define AFE_GAIN2_CON2 0x430
#define AFE_GAIN2_CON3 0x434
#define AFE_CONN8 0x438
#define AFE_GAIN2_CUR 0x43c
#define AFE_CONN9 0x440
#define AFE_CONN10 0x444
#define AFE_CONN11 0x448
#define AFE_CONN12 0x44c
#define AFE_CONN13 0x450
#define AFE_CONN14 0x454
#define AFE_CONN15 0x458
#define AFE_CONN16 0x45c
#define AFE_CONN17 0x460
#define AFE_CONN18 0x464
#define AFE_CONN19 0x468
#define AFE_CONN20 0x46c
#define AFE_CONN21 0x470
#define AFE_CONN22 0x474
#define AFE_CONN23 0x478
#define AFE_CONN24 0x47c
#define AFE_CONN_RS 0x494
#define AFE_CONN_DI 0x498
#define AFE_CONN25 0x4b0
#define AFE_CONN26 0x4b4
#define AFE_CONN27 0x4b8
#define AFE_CONN28 0x4bc
#define AFE_CONN29 0x4c0
#define AFE_CONN30 0x4c4
#define AFE_CONN31 0x4c8
#define AFE_CONN32 0x4cc
#define AFE_SRAM_DELSEL_CON1 0x4f4
#define AFE_CONN56 0x500
#define AFE_CONN57 0x504
#define AFE_CONN58 0x508
#define AFE_CONN59 0x50c
#define AFE_CONN56_1 0x510
#define AFE_CONN57_1 0x514
#define AFE_CONN58_1 0x518
#define AFE_CONN59_1 0x51c
#define AFE_TINY_CONN2 0x520
#define AFE_TINY_CONN3 0x524
#define AFE_TINY_CONN4 0x528
#define AFE_TINY_CONN5 0x52c
#define PCM_INTF_CON1 0x530
#define PCM_INTF_CON2 0x538
#define PCM2_INTF_CON 0x53c
#define AFE_I2S_CON6 0x564
#define AFE_I2S_CON7 0x568
#define AFE_I2S_CON8 0x56c
#define AFE_I2S_CON9 0x570
#define AFE_CONN34 0x580
#define AUDIO_TOP_DBG_CON 0x5c8
#define AUDIO_TOP_DBG_MON0 0x5cc
#define AUDIO_TOP_DBG_MON1 0x5d0
#define AFE_IRQ8_MCU_CNT_MON 0x5e4
#define AFE_IRQ11_MCU_CNT_MON 0x5e8
#define AFE_IRQ12_MCU_CNT_MON 0x5ec
#define AFE_IRQ_MCU_CNT9 0x600
#define AFE_IRQ_MCU_CNT10 0x604
#define AFE_IRQ_MCU_CNT13 0x608
#define AFE_IRQ_MCU_CNT14 0x60c
#define AFE_IRQ_MCU_CNT15 0x610
#define AFE_IRQ_MCU_CNT16 0x614
#define AFE_IRQ_MCU_CNT17 0x618
#define AFE_IRQ_MCU_CNT18 0x61c
#define AFE_IRQ_MCU_CNT19 0x620
#define AFE_IRQ_MCU_CNT20 0x624
#define AFE_IRQ_MCU_CNT21 0x628
#define AFE_IRQ_MCU_CNT22 0x62c
#define AFE_IRQ_MCU_CNT23 0x630
#define AFE_IRQ_MCU_CNT24 0x634
#define AFE_IRQ_MCU_CNT25 0x638
#define AFE_IRQ_MCU_CNT26 0x63c
#define AFE_TINY_CONN6 0x650
#define AFE_TINY_CONN7 0x654
#define AFE_IRQ9_MCU_CNT_MON 0x660
#define AFE_IRQ10_MCU_CNT_MON 0x664
#define AFE_IRQ13_MCU_CNT_MON 0x668
#define AFE_IRQ14_MCU_CNT_MON 0x66c
#define AFE_IRQ15_MCU_CNT_MON 0x670
#define AFE_IRQ16_MCU_CNT_MON 0x674
#define AFE_IRQ17_MCU_CNT_MON 0x678
#define AFE_IRQ18_MCU_CNT_MON 0x67c
#define AFE_IRQ19_MCU_CNT_MON 0x680
#define AFE_IRQ20_MCU_CNT_MON 0x684
#define AFE_IRQ21_MCU_CNT_MON 0x688
#define AFE_IRQ22_MCU_CNT_MON 0x68c
#define AFE_IRQ23_MCU_CNT_MON 0x690
#define AFE_IRQ24_MCU_CNT_MON 0x694
#define AFE_IRQ25_MCU_CNT_MON 0x698
#define AFE_IRQ26_MCU_CNT_MON 0x69c
#define AFE_IRQ31_MCU_CNT_MON 0x6a0
#define AFE_GENERAL_REG0 0x800
#define AFE_GENERAL_REG1 0x804
#define AFE_GENERAL_REG2 0x808
#define AFE_GENERAL_REG3 0x80c
#define AFE_GENERAL_REG4 0x810
#define AFE_GENERAL_REG5 0x814
#define AFE_GENERAL_REG6 0x818
#define AFE_GENERAL_REG7 0x81c
#define AFE_GENERAL_REG8 0x820
#define AFE_GENERAL_REG9 0x824
#define AFE_GENERAL_REG10 0x828
#define AFE_GENERAL_REG11 0x82c
#define AFE_GENERAL_REG12 0x830
#define AFE_GENERAL_REG13 0x834
#define AFE_GENERAL_REG14 0x838
#define AFE_GENERAL_REG15 0x83c
#define AFE_CBIP_CFG0 0x840
#define AFE_CBIP_MON0 0x844
#define AFE_CBIP_SLV_MUX_MON0 0x848
#define AFE_CBIP_SLV_DECODER_MON0 0x84c
#define AFE_ADDA6_MTKAIF_MON0 0x854
#define AFE_ADDA6_MTKAIF_MON1 0x858
#define AFE_AWB_CON0 0x85c
#define AFE_AWB_BASE_MSB 0x860
#define AFE_AWB_BASE 0x864
#define AFE_AWB_CUR_MSB 0x868
#define AFE_AWB_CUR 0x86c
#define AFE_AWB_END_MSB 0x870
#define AFE_AWB_END 0x874
#define AFE_AWB2_CON0 0x878
#define AFE_AWB2_BASE_MSB 0x87c
#define AFE_AWB2_BASE 0x880
#define AFE_AWB2_CUR_MSB 0x884
#define AFE_AWB2_CUR 0x888
#define AFE_AWB2_END_MSB 0x88c
#define AFE_AWB2_END 0x890
#define AFE_DAI_CON0 0x894
#define AFE_DAI_BASE_MSB 0x898
#define AFE_DAI_BASE 0x89c
#define AFE_DAI_CUR_MSB 0x8a0
#define AFE_DAI_CUR 0x8a4
#define AFE_DAI_END_MSB 0x8a8
#define AFE_DAI_END 0x8ac
#define AFE_DAI2_CON0 0x8b0
#define AFE_DAI2_BASE_MSB 0x8b4
#define AFE_DAI2_BASE 0x8b8
#define AFE_DAI2_CUR_MSB 0x8bc
#define AFE_DAI2_CUR 0x8c0
#define AFE_DAI2_END_MSB 0x8c4
#define AFE_DAI2_END 0x8c8
#define AFE_MEMIF_CON0 0x8cc
#define AFE_CONN0_1 0x900
#define AFE_CONN1_1 0x904
#define AFE_CONN2_1 0x908
#define AFE_CONN3_1 0x90c
#define AFE_CONN4_1 0x910
#define AFE_CONN5_1 0x914
#define AFE_CONN6_1 0x918
#define AFE_CONN7_1 0x91c
#define AFE_CONN8_1 0x920
#define AFE_CONN9_1 0x924
#define AFE_CONN10_1 0x928
#define AFE_CONN11_1 0x92c
#define AFE_CONN12_1 0x930
#define AFE_CONN13_1 0x934
#define AFE_CONN14_1 0x938
#define AFE_CONN15_1 0x93c
#define AFE_CONN16_1 0x940
#define AFE_CONN17_1 0x944
#define AFE_CONN18_1 0x948
#define AFE_CONN19_1 0x94c
#define AFE_CONN20_1 0x950
#define AFE_CONN21_1 0x954
#define AFE_CONN22_1 0x958
#define AFE_CONN23_1 0x95c
#define AFE_CONN24_1 0x960
#define AFE_CONN25_1 0x964
#define AFE_CONN26_1 0x968
#define AFE_CONN27_1 0x96c
#define AFE_CONN28_1 0x970
#define AFE_CONN29_1 0x974
#define AFE_CONN30_1 0x978
#define AFE_CONN31_1 0x97c
#define AFE_CONN32_1 0x980
#define AFE_CONN33_1 0x984
#define AFE_CONN34_1 0x988
#define AFE_CONN_RS_1 0x98c
#define AFE_CONN_DI_1 0x990
#define AFE_CONN_24BIT_1 0x994
#define AFE_CONN_REG 0x998
#define AFE_CONN35 0x9a0
#define AFE_CONN36 0x9a4
#define AFE_CONN37 0x9a8
#define AFE_CONN38 0x9ac
#define AFE_CONN35_1 0x9b0
#define AFE_CONN36_1 0x9b4
#define AFE_CONN37_1 0x9b8
#define AFE_CONN38_1 0x9bc
#define AFE_CONN39 0x9c0
#define AFE_CONN40 0x9c4
#define AFE_CONN41 0x9c8
#define AFE_CONN42 0x9cc
#define AFE_SGEN_CON_SGEN32 0x9d0
#define AFE_CONN39_1 0x9e0
#define AFE_CONN40_1 0x9e4
#define AFE_CONN41_1 0x9e8
#define AFE_CONN42_1 0x9ec
#define AFE_I2S_CON4 0x9f8
#define AFE_ADDA6_TOP_CON0 0xa80
#define AFE_ADDA6_UL_SRC_CON0 0xa84
#define AFE_ADDA6_UL_SRC_CON1 0xa88
#define AFE_ADDA6_SRC_DEBUG 0xa8c
#define AFE_ADDA6_SRC_DEBUG_MON0 0xa90
#define AFE_ADDA6_ULCF_CFG_02_01 0xaa0
#define AFE_ADDA6_ULCF_CFG_04_03 0xaa4
#define AFE_ADDA6_ULCF_CFG_06_05 0xaa8
#define AFE_ADDA6_ULCF_CFG_08_07 0xaac
#define AFE_ADDA6_ULCF_CFG_10_09 0xab0
#define AFE_ADDA6_ULCF_CFG_12_11 0xab4
#define AFE_ADDA6_ULCF_CFG_14_13 0xab8
#define AFE_ADDA6_ULCF_CFG_16_15 0xabc
#define AFE_ADDA6_ULCF_CFG_18_17 0xac0
#define AFE_ADDA6_ULCF_CFG_20_19 0xac4
#define AFE_ADDA6_ULCF_CFG_22_21 0xac8
#define AFE_ADDA6_ULCF_CFG_24_23 0xacc
#define AFE_ADDA6_ULCF_CFG_26_25 0xad0
#define AFE_ADDA6_ULCF_CFG_28_27 0xad4
#define AFE_ADDA6_ULCF_CFG_30_29 0xad8
#define AFE_ADD6A_UL_SRC_MON0 0xae4
#define AFE_ADDA6_UL_SRC_MON1 0xae8
#define AFE_TINY_CONN0 0xaf0
#define AFE_TINY_CONN1 0xaf4
#define AFE_CONN43 0xaf8
#define AFE_CONN43_1 0xafc
#define AFE_MOD_DAI_CON0 0xb00
#define AFE_MOD_DAI_BASE_MSB 0xb04
#define AFE_MOD_DAI_BASE 0xb08
#define AFE_MOD_DAI_CUR_MSB 0xb0c
#define AFE_MOD_DAI_CUR 0xb10
#define AFE_MOD_DAI_END_MSB 0xb14
#define AFE_MOD_DAI_END 0xb18
#define AFE_AWB_RCH_MON 0xb70
#define AFE_AWB_LCH_MON 0xb74
#define AFE_VUL_RCH_MON 0xb78
#define AFE_VUL_LCH_MON 0xb7c
#define AFE_VUL12_RCH_MON 0xb80
#define AFE_VUL12_LCH_MON 0xb84
#define AFE_VUL2_RCH_MON 0xb88
#define AFE_VUL2_LCH_MON 0xb8c
#define AFE_DAI_DATA_MON 0xb90
#define AFE_MOD_DAI_DATA_MON 0xb94
#define AFE_DAI2_DATA_MON 0xb98
#define AFE_AWB2_RCH_MON 0xb9c
#define AFE_AWB2_LCH_MON 0xba0
#define AFE_VUL3_RCH_MON 0xba4
#define AFE_VUL3_LCH_MON 0xba8
#define AFE_VUL4_RCH_MON 0xbac
#define AFE_VUL4_LCH_MON 0xbb0
#define AFE_VUL5_RCH_MON 0xbb4
#define AFE_VUL5_LCH_MON 0xbb8
#define AFE_VUL6_RCH_MON 0xbbc
#define AFE_VUL6_LCH_MON 0xbc0
#define AFE_DL1_RCH_MON 0xbc4
#define AFE_DL1_LCH_MON 0xbc8
#define AFE_DL2_RCH_MON 0xbcc
#define AFE_DL2_LCH_MON 0xbd0
#define AFE_DL12_RCH1_MON 0xbd4
#define AFE_DL12_LCH1_MON 0xbd8
#define AFE_DL12_RCH2_MON 0xbdc
#define AFE_DL12_LCH2_MON 0xbe0
#define AFE_DL3_RCH_MON 0xbe4
#define AFE_DL3_LCH_MON 0xbe8
#define AFE_DL4_RCH_MON 0xbec
#define AFE_DL4_LCH_MON 0xbf0
#define AFE_DL5_RCH_MON 0xbf4
#define AFE_DL5_LCH_MON 0xbf8
#define AFE_DL6_RCH_MON 0xbfc
#define AFE_DL6_LCH_MON 0xc00
#define AFE_DL7_RCH_MON 0xc04
#define AFE_DL7_LCH_MON 0xc08
#define AFE_DL8_RCH_MON 0xc0c
#define AFE_DL8_LCH_MON 0xc10
#define AFE_VUL5_CON0 0xc14
#define AFE_VUL5_BASE_MSB 0xc18
#define AFE_VUL5_BASE 0xc1c
#define AFE_VUL5_CUR_MSB 0xc20
#define AFE_VUL5_CUR 0xc24
#define AFE_VUL5_END_MSB 0xc28
#define AFE_VUL5_END 0xc2c
#define AFE_VUL6_CON0 0xc30
#define AFE_VUL6_BASE_MSB 0xc34
#define AFE_VUL6_BASE 0xc38
#define AFE_VUL6_CUR_MSB 0xc3c
#define AFE_VUL6_CUR 0xc40
#define AFE_VUL6_END_MSB 0xc44
#define AFE_VUL6_END 0xc48
#define AFE_ADDA_DL_SDM_DCCOMP_CON 0xc50
#define AFE_ADDA_DL_SDM_TEST 0xc54
#define AFE_ADDA_DL_DC_COMP_CFG0 0xc58
#define AFE_ADDA_DL_DC_COMP_CFG1 0xc5c
#define AFE_ADDA_DL_SDM_FIFO_MON 0xc60
#define AFE_ADDA_DL_SRC_LCH_MON 0xc64
#define AFE_ADDA_DL_SRC_RCH_MON 0xc68
#define AFE_ADDA_DL_SDM_OUT_MON 0xc6c
#define AFE_ADDA_DL_SDM_DITHER_CON 0xc70
#define AFE_ADDA_DL_SDM_AUTO_RESET_CON 0xc74
#define AFE_CONNSYS_I2S_CON 0xc78
#define AFE_CONNSYS_I2S_MON 0xc7c
#define AFE_ASRC_2CH_CON0 0xc80
#define AFE_ASRC_2CH_CON1 0xc84
#define AFE_ASRC_2CH_CON2 0xc88
#define AFE_ASRC_2CH_CON3 0xc8c
#define AFE_ASRC_2CH_CON4 0xc90
#define AFE_ASRC_2CH_CON5 0xc94
#define AFE_ASRC_2CH_CON6 0xc98
#define AFE_ASRC_2CH_CON7 0xc9c
#define AFE_ASRC_2CH_CON8 0xca0
#define AFE_ASRC_2CH_CON9 0xca4
#define AFE_ASRC_2CH_CON10 0xca8
#define AFE_ASRC_2CH_CON12 0xcb0
#define AFE_ASRC_2CH_CON13 0xcb4
#define AFE_ADDA6_IIR_COEF_02_01 0xce0
#define AFE_ADDA6_IIR_COEF_04_03 0xce4
#define AFE_ADDA6_IIR_COEF_06_05 0xce8
#define AFE_ADDA6_IIR_COEF_08_07 0xcec
#define AFE_ADDA6_IIR_COEF_10_09 0xcf0
#define AFE_SE_PROT_SIDEBAND 0xd38
#define AFE_SE_DOMAIN_SIDEBAND0 0xd3c
#define AFE_ADDA_PREDIS_CON2 0xd40
#define AFE_ADDA_PREDIS_CON3 0xd44
#define AFE_MEMIF_CONN 0xd50
#define AFE_SE_DOMAIN_SIDEBAND1 0xd54
#define AFE_SE_DOMAIN_SIDEBAND2 0xd58
#define AFE_SE_DOMAIN_SIDEBAND3 0xd5c
#define AFE_CONN44 0xd70
#define AFE_CONN45 0xd74
#define AFE_CONN46 0xd78
#define AFE_CONN47 0xd7c
#define AFE_CONN44_1 0xd80
#define AFE_CONN45_1 0xd84
#define AFE_CONN46_1 0xd88
#define AFE_CONN47_1 0xd8c
#define AFE_DL9_CUR_MSB 0xdc0
#define AFE_DL9_CUR 0xdc4
#define AFE_DL9_END_MSB 0xdc8
#define AFE_DL9_END 0xdcc
#define AFE_HD_ENGEN_ENABLE 0xdd0
#define AFE_ADDA_DL_NLE_FIFO_MON 0xdfc
#define AFE_ADDA_MTKAIF_CFG0 0xe00
#define AFE_ADDA_MTKAIF_SYNCWORD_CFG 0xe14
#define AFE_ADDA_MTKAIF_RX_CFG0 0xe20
#define AFE_ADDA_MTKAIF_RX_CFG1 0xe24
#define AFE_ADDA_MTKAIF_RX_CFG2 0xe28
#define AFE_ADDA_MTKAIF_MON0 0xe34
#define AFE_ADDA_MTKAIF_MON1 0xe38
#define AFE_AUD_PAD_TOP 0xe40
#define AFE_DL_NLE_R_CFG0 0xe44
#define AFE_DL_NLE_R_CFG1 0xe48
#define AFE_DL_NLE_L_CFG0 0xe4c
#define AFE_DL_NLE_L_CFG1 0xe50
#define AFE_DL_NLE_R_MON0 0xe54
#define AFE_DL_NLE_R_MON1 0xe58
#define AFE_DL_NLE_R_MON2 0xe5c
#define AFE_DL_NLE_L_MON0 0xe60
#define AFE_DL_NLE_L_MON1 0xe64
#define AFE_DL_NLE_L_MON2 0xe68
#define AFE_DL_NLE_GAIN_CFG0 0xe6c
#define AFE_ADDA6_MTKAIF_CFG0 0xe70
#define AFE_ADDA6_MTKAIF_RX_CFG0 0xe74
#define AFE_ADDA6_MTKAIF_RX_CFG1 0xe78
#define AFE_ADDA6_MTKAIF_RX_CFG2 0xe7c
#define AFE_GENERAL1_ASRC_2CH_CON0 0xe80
#define AFE_GENERAL1_ASRC_2CH_CON1 0xe84
#define AFE_GENERAL1_ASRC_2CH_CON2 0xe88
#define AFE_GENERAL1_ASRC_2CH_CON3 0xe8c
#define AFE_GENERAL1_ASRC_2CH_CON4 0xe90
#define AFE_GENERAL1_ASRC_2CH_CON5 0xe94
#define AFE_GENERAL1_ASRC_2CH_CON6 0xe98
#define AFE_GENERAL1_ASRC_2CH_CON7 0xe9c
#define AFE_GENERAL1_ASRC_2CH_CON8 0xea0
#define AFE_GENERAL1_ASRC_2CH_CON9 0xea4
#define AFE_GENERAL1_ASRC_2CH_CON10 0xea8
#define AFE_GENERAL1_ASRC_2CH_CON12 0xeb0
#define AFE_GENERAL1_ASRC_2CH_CON13 0xeb4
#define GENERAL_ASRC_MODE 0xeb8
#define GENERAL_ASRC_EN_ON 0xebc
#define AFE_CONN48 0xec0
#define AFE_CONN49 0xec4
#define AFE_CONN50 0xec8
#define AFE_CONN51 0xecc
#define AFE_CONN52 0xed0
#define AFE_CONN53 0xed4
#define AFE_CONN54 0xed8
#define AFE_CONN55 0xedc
#define AFE_CONN48_1 0xee0
#define AFE_CONN49_1 0xee4
#define AFE_CONN50_1 0xee8
#define AFE_CONN51_1 0xeec
#define AFE_CONN52_1 0xef0
#define AFE_CONN53_1 0xef4
#define AFE_CONN54_1 0xef8
#define AFE_CONN55_1 0xefc
#define AFE_GENERAL2_ASRC_2CH_CON0 0xf00
#define AFE_GENERAL2_ASRC_2CH_CON1 0xf04
#define AFE_GENERAL2_ASRC_2CH_CON2 0xf08
#define AFE_GENERAL2_ASRC_2CH_CON3 0xf0c
#define AFE_GENERAL2_ASRC_2CH_CON4 0xf10
#define AFE_GENERAL2_ASRC_2CH_CON5 0xf14
#define AFE_GENERAL2_ASRC_2CH_CON6 0xf18
#define AFE_GENERAL2_ASRC_2CH_CON7 0xf1c
#define AFE_GENERAL2_ASRC_2CH_CON8 0xf20
#define AFE_GENERAL2_ASRC_2CH_CON9 0xf24
#define AFE_GENERAL2_ASRC_2CH_CON10 0xf28
#define AFE_GENERAL2_ASRC_2CH_CON12 0xf30
#define AFE_GENERAL2_ASRC_2CH_CON13 0xf34
#define AFE_DL9_RCH_MON 0xf38
#define AFE_DL9_LCH_MON 0xf3c
#define AFE_DL5_CON0 0xf4c
#define AFE_DL5_BASE_MSB 0xf50
#define AFE_DL5_BASE 0xf54
#define AFE_DL5_CUR_MSB 0xf58
#define AFE_DL5_CUR 0xf5c
#define AFE_DL5_END_MSB 0xf60
#define AFE_DL5_END 0xf64
#define AFE_DL6_CON0 0xf68
#define AFE_DL6_BASE_MSB 0xf6c
#define AFE_DL6_BASE 0xf70
#define AFE_DL6_CUR_MSB 0xf74
#define AFE_DL6_CUR 0xf78
#define AFE_DL6_END_MSB 0xf7c
#define AFE_DL6_END 0xf80
#define AFE_DL7_CON0 0xf84
#define AFE_DL7_BASE_MSB 0xf88
#define AFE_DL7_BASE 0xf8c
#define AFE_DL7_CUR_MSB 0xf90
#define AFE_DL7_CUR 0xf94
#define AFE_DL7_END_MSB 0xf98
#define AFE_DL7_END 0xf9c
#define AFE_DL8_CON0 0xfa0
#define AFE_DL8_BASE_MSB 0xfa4
#define AFE_DL8_BASE 0xfa8
#define AFE_DL8_CUR_MSB 0xfac
#define AFE_DL8_CUR 0xfb0
#define AFE_DL8_END_MSB 0xfb4
#define AFE_DL8_END 0xfb8
#define AFE_DL9_CON0 0xfbc
#define AFE_DL9_BASE_MSB 0xfc0
#define AFE_DL9_BASE 0xfc4
#define AFE_PROT_SIDEBAND_MON 0x1008
#define AFE_DOMAIN_SIDEBAND0_MON 0x100c
#define AFE_DOMAIN_SIDEBAND1_MON 0x1010
#define AFE_DOMAIN_SIDEBAND2_MON 0x1014
#define AFE_DOMAIN_SIDEBAND3_MON 0x1018
#define AFE_VUL7_CON0 0x1260
#define AFE_VUL7_BASE_MSB 0x1264
#define AFE_VUL7_BASE 0x1268
#define AFE_VUL7_CUR_MSB 0x126c
#define AFE_VUL7_CUR 0x1270
#define AFE_VUL7_END_MSB 0x1274
#define AFE_VUL7_END 0x1278
#define AFE_VUL7_RCH_MON 0x127c
#define AFE_VUL7_LCH_MON 0x1280
#define AFE_VUL7_2_CON0 0x12c0
#define AFE_VUL7_2_BASE_MSB 0x12c4
#define AFE_VUL7_2_BASE 0x12c8
#define AFE_VUL7_2_CUR_MSB 0x12cc
#define AFE_VUL7_2_CUR 0x12d0
#define AFE_VUL7_2_END_MSB 0x12d4
#define AFE_VUL7_2_END 0x12d8
#define AFE_VUL7_2_RCH_MON 0x12dc
#define AFE_VUL7_2_LCH_MON 0x12e0
#define AFE_CONN60 0x1400
#define AFE_CONN61 0x1404
#define AFE_CONN60_1 0x1408
#define AFE_CONN61_1 0x140c
#define AFE_MAX_REGISTER AFE_CONN61_1
/* Manual add definition */
#define AFE_IRQ_STATUS_BITS 0x87FFFFFF
#define AFE_IRQ_CNT_SHIFT 0
#define AFE_IRQ_CNT_MASK 0x3ffff
/* extern register strings */
extern const char * const mt6877_reg_str[];
#endif
Reference in a new issue View git blame Copy permalink