1007 lines
31 KiB
C
1007 lines
31 KiB
C
/*
|
|
* Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
|
|
* Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public
|
|
* License as published by the Free Software Foundation;
|
|
* either version 2, or (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
|
|
* the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
* A PARTICULAR PURPOSE.See the GNU General Public License
|
|
* for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*/
|
|
#include <linux/via-core.h>
|
|
#include <linux/via_i2c.h>
|
|
#include "global.h"
|
|
|
|
#define viafb_compact_res(x, y) (((x)<<16)|(y))
|
|
|
|
/* CLE266 Software Power Sequence */
|
|
/* {Mask}, {Data}, {Delay} */
|
|
static const int PowerSequenceOn[3][3] = {
|
|
{0x10, 0x08, 0x06}, {0x10, 0x08, 0x06}, {0x19, 0x1FE, 0x01}
|
|
};
|
|
static const int PowerSequenceOff[3][3] = {
|
|
{0x06, 0x08, 0x10}, {0x00, 0x00, 0x00}, {0xD2, 0x19, 0x01}
|
|
};
|
|
|
|
static struct _lcd_scaling_factor lcd_scaling_factor = {
|
|
/* LCD Horizontal Scaling Factor Register */
|
|
{LCD_HOR_SCALING_FACTOR_REG_NUM,
|
|
{{CR9F, 0, 1}, {CR77, 0, 7}, {CR79, 4, 5} } },
|
|
/* LCD Vertical Scaling Factor Register */
|
|
{LCD_VER_SCALING_FACTOR_REG_NUM,
|
|
{{CR79, 3, 3}, {CR78, 0, 7}, {CR79, 6, 7} } }
|
|
};
|
|
static struct _lcd_scaling_factor lcd_scaling_factor_CLE = {
|
|
/* LCD Horizontal Scaling Factor Register */
|
|
{LCD_HOR_SCALING_FACTOR_REG_NUM_CLE, {{CR77, 0, 7}, {CR79, 4, 5} } },
|
|
/* LCD Vertical Scaling Factor Register */
|
|
{LCD_VER_SCALING_FACTOR_REG_NUM_CLE, {{CR78, 0, 7}, {CR79, 6, 7} } }
|
|
};
|
|
|
|
static bool lvds_identify_integratedlvds(void);
|
|
static void fp_id_to_vindex(int panel_id);
|
|
static int lvds_register_read(int index);
|
|
static void load_lcd_scaling(int set_hres, int set_vres, int panel_hres,
|
|
int panel_vres);
|
|
static void lcd_patch_skew_dvp0(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info);
|
|
static void lcd_patch_skew_dvp1(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info);
|
|
static void lcd_patch_skew(struct lvds_setting_information
|
|
*plvds_setting_info, struct lvds_chip_information *plvds_chip_info);
|
|
|
|
static void integrated_lvds_disable(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info);
|
|
static void integrated_lvds_enable(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info);
|
|
static void lcd_powersequence_off(void);
|
|
static void lcd_powersequence_on(void);
|
|
static void fill_lcd_format(void);
|
|
static void check_diport_of_integrated_lvds(
|
|
struct lvds_chip_information *plvds_chip_info,
|
|
struct lvds_setting_information
|
|
*plvds_setting_info);
|
|
|
|
static inline bool check_lvds_chip(int device_id_subaddr, int device_id)
|
|
{
|
|
return lvds_register_read(device_id_subaddr) == device_id;
|
|
}
|
|
|
|
void viafb_init_lcd_size(void)
|
|
{
|
|
DEBUG_MSG(KERN_INFO "viafb_init_lcd_size()\n");
|
|
|
|
fp_id_to_vindex(viafb_lcd_panel_id);
|
|
viaparinfo->lvds_setting_info2->lcd_panel_hres =
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres;
|
|
viaparinfo->lvds_setting_info2->lcd_panel_vres =
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres;
|
|
viaparinfo->lvds_setting_info2->device_lcd_dualedge =
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge;
|
|
viaparinfo->lvds_setting_info2->LCDDithering =
|
|
viaparinfo->lvds_setting_info->LCDDithering;
|
|
}
|
|
|
|
static bool lvds_identify_integratedlvds(void)
|
|
{
|
|
if (viafb_display_hardware_layout == HW_LAYOUT_LCD_EXTERNAL_LCD2) {
|
|
/* Two dual channel LCD (Internal LVDS + External LVDS): */
|
|
/* If we have an external LVDS, such as VT1636, we should
|
|
have its chip ID already. */
|
|
if (viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
|
|
viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name =
|
|
INTEGRATED_LVDS;
|
|
DEBUG_MSG(KERN_INFO "Support two dual channel LVDS! "
|
|
"(Internal LVDS + External LVDS)\n");
|
|
} else {
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
|
|
INTEGRATED_LVDS;
|
|
DEBUG_MSG(KERN_INFO "Not found external LVDS, "
|
|
"so can't support two dual channel LVDS!\n");
|
|
}
|
|
} else if (viafb_display_hardware_layout == HW_LAYOUT_LCD1_LCD2) {
|
|
/* Two single channel LCD (Internal LVDS + Internal LVDS): */
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
|
|
INTEGRATED_LVDS;
|
|
viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name =
|
|
INTEGRATED_LVDS;
|
|
DEBUG_MSG(KERN_INFO "Support two single channel LVDS! "
|
|
"(Internal LVDS + Internal LVDS)\n");
|
|
} else if (viafb_display_hardware_layout != HW_LAYOUT_DVI_ONLY) {
|
|
/* If we have found external LVDS, just use it,
|
|
otherwise, we will use internal LVDS as default. */
|
|
if (!viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
|
|
INTEGRATED_LVDS;
|
|
DEBUG_MSG(KERN_INFO "Found Integrated LVDS!\n");
|
|
}
|
|
} else {
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
|
|
NON_LVDS_TRANSMITTER;
|
|
DEBUG_MSG(KERN_INFO "Do not support LVDS!\n");
|
|
return false;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
bool viafb_lvds_trasmitter_identify(void)
|
|
{
|
|
if (viafb_lvds_identify_vt1636(VIA_PORT_31)) {
|
|
viaparinfo->chip_info->lvds_chip_info.i2c_port = VIA_PORT_31;
|
|
DEBUG_MSG(KERN_INFO
|
|
"Found VIA VT1636 LVDS on port i2c 0x31\n");
|
|
} else {
|
|
if (viafb_lvds_identify_vt1636(VIA_PORT_2C)) {
|
|
viaparinfo->chip_info->lvds_chip_info.i2c_port =
|
|
VIA_PORT_2C;
|
|
DEBUG_MSG(KERN_INFO
|
|
"Found VIA VT1636 LVDS on port gpio 0x2c\n");
|
|
}
|
|
}
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700)
|
|
lvds_identify_integratedlvds();
|
|
|
|
if (viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
|
|
return true;
|
|
/* Check for VT1631: */
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name = VT1631_LVDS;
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr =
|
|
VT1631_LVDS_I2C_ADDR;
|
|
|
|
if (check_lvds_chip(VT1631_DEVICE_ID_REG, VT1631_DEVICE_ID)) {
|
|
DEBUG_MSG(KERN_INFO "\n VT1631 LVDS ! \n");
|
|
DEBUG_MSG(KERN_INFO "\n %2d",
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name);
|
|
DEBUG_MSG(KERN_INFO "\n %2d",
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name);
|
|
return true;
|
|
}
|
|
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
|
|
NON_LVDS_TRANSMITTER;
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr =
|
|
VT1631_LVDS_I2C_ADDR;
|
|
return false;
|
|
}
|
|
|
|
static void fp_id_to_vindex(int panel_id)
|
|
{
|
|
DEBUG_MSG(KERN_INFO "fp_get_panel_id()\n");
|
|
|
|
if (panel_id > LCD_PANEL_ID_MAXIMUM)
|
|
viafb_lcd_panel_id = panel_id =
|
|
viafb_read_reg(VIACR, CR3F) & 0x0F;
|
|
|
|
switch (panel_id) {
|
|
case 0x0:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 640;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 480;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x1:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x2:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x3:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x4:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1024;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x5:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1400;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1050;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x6:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1600;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1200;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x8:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 480;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x9:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0xA:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0xB:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0xC:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0xD:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1024;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0xE:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1400;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1050;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0xF:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1600;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 1200;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0x10:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1366;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0x11:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x12:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x13:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 800;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x14:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1360;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0x15:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
case 0x16:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 480;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 640;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
break;
|
|
case 0x17:
|
|
/* OLPC XO-1.5 panel */
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 1200;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 900;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 0;
|
|
break;
|
|
default:
|
|
viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
|
|
viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
|
|
viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
|
|
viaparinfo->lvds_setting_info->LCDDithering = 1;
|
|
}
|
|
}
|
|
|
|
static int lvds_register_read(int index)
|
|
{
|
|
u8 data;
|
|
|
|
viafb_i2c_readbyte(VIA_PORT_2C,
|
|
(u8) viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr,
|
|
(u8) index, &data);
|
|
return data;
|
|
}
|
|
|
|
static void load_lcd_scaling(int set_hres, int set_vres, int panel_hres,
|
|
int panel_vres)
|
|
{
|
|
int reg_value = 0;
|
|
int viafb_load_reg_num;
|
|
struct io_register *reg = NULL;
|
|
|
|
DEBUG_MSG(KERN_INFO "load_lcd_scaling()!!\n");
|
|
|
|
/* LCD Scaling Enable */
|
|
viafb_write_reg_mask(CR79, VIACR, 0x07, BIT0 + BIT1 + BIT2);
|
|
|
|
/* Check if expansion for horizontal */
|
|
if (set_hres < panel_hres) {
|
|
/* Load Horizontal Scaling Factor */
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
case UNICHROME_K400:
|
|
reg_value =
|
|
CLE266_LCD_HOR_SCF_FORMULA(set_hres, panel_hres);
|
|
viafb_load_reg_num =
|
|
lcd_scaling_factor_CLE.lcd_hor_scaling_factor.
|
|
reg_num;
|
|
reg = lcd_scaling_factor_CLE.lcd_hor_scaling_factor.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
case UNICHROME_CN700:
|
|
case UNICHROME_CX700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_CN750:
|
|
case UNICHROME_VX800:
|
|
case UNICHROME_VX855:
|
|
case UNICHROME_VX900:
|
|
reg_value =
|
|
K800_LCD_HOR_SCF_FORMULA(set_hres, panel_hres);
|
|
/* Horizontal scaling enabled */
|
|
viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6);
|
|
viafb_load_reg_num =
|
|
lcd_scaling_factor.lcd_hor_scaling_factor.reg_num;
|
|
reg = lcd_scaling_factor.lcd_hor_scaling_factor.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "Horizontal Scaling value = %d", reg_value);
|
|
} else {
|
|
/* Horizontal scaling disabled */
|
|
viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT7);
|
|
}
|
|
|
|
/* Check if expansion for vertical */
|
|
if (set_vres < panel_vres) {
|
|
/* Load Vertical Scaling Factor */
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CLE266:
|
|
case UNICHROME_K400:
|
|
reg_value =
|
|
CLE266_LCD_VER_SCF_FORMULA(set_vres, panel_vres);
|
|
viafb_load_reg_num =
|
|
lcd_scaling_factor_CLE.lcd_ver_scaling_factor.
|
|
reg_num;
|
|
reg = lcd_scaling_factor_CLE.lcd_ver_scaling_factor.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
case UNICHROME_K800:
|
|
case UNICHROME_PM800:
|
|
case UNICHROME_CN700:
|
|
case UNICHROME_CX700:
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_CN750:
|
|
case UNICHROME_VX800:
|
|
case UNICHROME_VX855:
|
|
case UNICHROME_VX900:
|
|
reg_value =
|
|
K800_LCD_VER_SCF_FORMULA(set_vres, panel_vres);
|
|
/* Vertical scaling enabled */
|
|
viafb_write_reg_mask(CRA2, VIACR, 0x08, BIT3);
|
|
viafb_load_reg_num =
|
|
lcd_scaling_factor.lcd_ver_scaling_factor.reg_num;
|
|
reg = lcd_scaling_factor.lcd_ver_scaling_factor.reg;
|
|
viafb_load_reg(reg_value,
|
|
viafb_load_reg_num, reg, VIACR);
|
|
break;
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO "Vertical Scaling value = %d", reg_value);
|
|
} else {
|
|
/* Vertical scaling disabled */
|
|
viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT3);
|
|
}
|
|
}
|
|
|
|
static void via_pitch_alignment_patch_lcd(int iga_path, int hres, int bpp)
|
|
{
|
|
unsigned char cr13, cr35, cr65, cr66, cr67;
|
|
unsigned long dwScreenPitch = 0;
|
|
unsigned long dwPitch;
|
|
|
|
dwPitch = hres * (bpp >> 3);
|
|
if (dwPitch & 0x1F) {
|
|
dwScreenPitch = ((dwPitch + 31) & ~31) >> 3;
|
|
if (iga_path == IGA2) {
|
|
if (bpp > 8) {
|
|
cr66 = (unsigned char)(dwScreenPitch & 0xFF);
|
|
viafb_write_reg(CR66, VIACR, cr66);
|
|
cr67 = viafb_read_reg(VIACR, CR67) & 0xFC;
|
|
cr67 |=
|
|
(unsigned
|
|
char)((dwScreenPitch & 0x300) >> 8);
|
|
viafb_write_reg(CR67, VIACR, cr67);
|
|
}
|
|
|
|
/* Fetch Count */
|
|
cr67 = viafb_read_reg(VIACR, CR67) & 0xF3;
|
|
cr67 |= (unsigned char)((dwScreenPitch & 0x600) >> 7);
|
|
viafb_write_reg(CR67, VIACR, cr67);
|
|
cr65 = (unsigned char)((dwScreenPitch >> 1) & 0xFF);
|
|
cr65 += 2;
|
|
viafb_write_reg(CR65, VIACR, cr65);
|
|
} else {
|
|
if (bpp > 8) {
|
|
cr13 = (unsigned char)(dwScreenPitch & 0xFF);
|
|
viafb_write_reg(CR13, VIACR, cr13);
|
|
cr35 = viafb_read_reg(VIACR, CR35) & 0x1F;
|
|
cr35 |=
|
|
(unsigned
|
|
char)((dwScreenPitch & 0x700) >> 3);
|
|
viafb_write_reg(CR35, VIACR, cr35);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
static void lcd_patch_skew_dvp0(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
if (VT1636_LVDS == plvds_chip_info->lvds_chip_name) {
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_P4M900:
|
|
viafb_vt1636_patch_skew_on_vt3364(plvds_setting_info,
|
|
plvds_chip_info);
|
|
break;
|
|
case UNICHROME_P4M890:
|
|
viafb_vt1636_patch_skew_on_vt3327(plvds_setting_info,
|
|
plvds_chip_info);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
static void lcd_patch_skew_dvp1(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
if (VT1636_LVDS == plvds_chip_info->lvds_chip_name) {
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CX700:
|
|
viafb_vt1636_patch_skew_on_vt3324(plvds_setting_info,
|
|
plvds_chip_info);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
static void lcd_patch_skew(struct lvds_setting_information
|
|
*plvds_setting_info, struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
DEBUG_MSG(KERN_INFO "lcd_patch_skew\n");
|
|
switch (plvds_chip_info->output_interface) {
|
|
case INTERFACE_DVP0:
|
|
lcd_patch_skew_dvp0(plvds_setting_info, plvds_chip_info);
|
|
break;
|
|
case INTERFACE_DVP1:
|
|
lcd_patch_skew_dvp1(plvds_setting_info, plvds_chip_info);
|
|
break;
|
|
case INTERFACE_DFP_LOW:
|
|
if (UNICHROME_P4M900 == viaparinfo->chip_info->gfx_chip_name) {
|
|
viafb_write_reg_mask(CR99, VIACR, 0x08,
|
|
BIT0 + BIT1 + BIT2 + BIT3);
|
|
}
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* LCD Set Mode */
|
|
void viafb_lcd_set_mode(const struct fb_var_screeninfo *var, u16 cxres,
|
|
u16 cyres, struct lvds_setting_information *plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
int set_iga = plvds_setting_info->iga_path;
|
|
int mode_bpp = var->bits_per_pixel;
|
|
int set_hres = cxres ? cxres : var->xres;
|
|
int set_vres = cyres ? cyres : var->yres;
|
|
int panel_hres = plvds_setting_info->lcd_panel_hres;
|
|
int panel_vres = plvds_setting_info->lcd_panel_vres;
|
|
u32 clock;
|
|
struct via_display_timing timing;
|
|
struct fb_var_screeninfo panel_var;
|
|
const struct fb_videomode *mode_crt_table, *panel_crt_table;
|
|
|
|
DEBUG_MSG(KERN_INFO "viafb_lcd_set_mode!!\n");
|
|
/* Get mode table */
|
|
mode_crt_table = viafb_get_best_mode(set_hres, set_vres, 60);
|
|
/* Get panel table Pointer */
|
|
panel_crt_table = viafb_get_best_mode(panel_hres, panel_vres, 60);
|
|
viafb_fill_var_timing_info(&panel_var, panel_crt_table);
|
|
DEBUG_MSG(KERN_INFO "bellow viafb_lcd_set_mode!!\n");
|
|
if (VT1636_LVDS == plvds_chip_info->lvds_chip_name)
|
|
viafb_init_lvds_vt1636(plvds_setting_info, plvds_chip_info);
|
|
clock = PICOS2KHZ(panel_crt_table->pixclock) * 1000;
|
|
plvds_setting_info->vclk = clock;
|
|
|
|
if (set_iga == IGA2 && (set_hres < panel_hres || set_vres < panel_vres)
|
|
&& plvds_setting_info->display_method == LCD_EXPANDSION) {
|
|
timing = var_to_timing(&panel_var, panel_hres, panel_vres);
|
|
load_lcd_scaling(set_hres, set_vres, panel_hres, panel_vres);
|
|
} else {
|
|
timing = var_to_timing(&panel_var, set_hres, set_vres);
|
|
if (set_iga == IGA2)
|
|
/* disable scaling */
|
|
via_write_reg_mask(VIACR, 0x79, 0x00,
|
|
BIT0 + BIT1 + BIT2);
|
|
}
|
|
|
|
if (set_iga == IGA1)
|
|
via_set_primary_timing(&timing);
|
|
else if (set_iga == IGA2)
|
|
via_set_secondary_timing(&timing);
|
|
|
|
/* Fetch count for IGA2 only */
|
|
viafb_load_fetch_count_reg(set_hres, mode_bpp / 8, set_iga);
|
|
|
|
if ((viaparinfo->chip_info->gfx_chip_name != UNICHROME_CLE266)
|
|
&& (viaparinfo->chip_info->gfx_chip_name != UNICHROME_K400))
|
|
viafb_load_FIFO_reg(set_iga, set_hres, set_vres);
|
|
|
|
fill_lcd_format();
|
|
viafb_set_vclock(clock, set_iga);
|
|
lcd_patch_skew(plvds_setting_info, plvds_chip_info);
|
|
|
|
/* If K8M800, enable LCD Prefetch Mode. */
|
|
if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800)
|
|
|| (UNICHROME_K8M890 == viaparinfo->chip_info->gfx_chip_name))
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x01, BIT0);
|
|
|
|
/* Patch for non 32bit alignment mode */
|
|
via_pitch_alignment_patch_lcd(plvds_setting_info->iga_path, set_hres,
|
|
var->bits_per_pixel);
|
|
}
|
|
|
|
static void integrated_lvds_disable(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
bool turn_off_first_powersequence = false;
|
|
bool turn_off_second_powersequence = false;
|
|
if (INTERFACE_LVDS0LVDS1 == plvds_chip_info->output_interface)
|
|
turn_off_first_powersequence = true;
|
|
if (INTERFACE_LVDS0 == plvds_chip_info->output_interface)
|
|
turn_off_first_powersequence = true;
|
|
if (INTERFACE_LVDS1 == plvds_chip_info->output_interface)
|
|
turn_off_second_powersequence = true;
|
|
if (turn_off_second_powersequence) {
|
|
/* Use second power sequence control: */
|
|
|
|
/* Turn off power sequence. */
|
|
viafb_write_reg_mask(CRD4, VIACR, 0, BIT1);
|
|
|
|
/* Turn off back light. */
|
|
viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7);
|
|
}
|
|
if (turn_off_first_powersequence) {
|
|
/* Use first power sequence control: */
|
|
|
|
/* Turn off power sequence. */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0, BIT3);
|
|
|
|
/* Turn off back light. */
|
|
viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7);
|
|
}
|
|
|
|
/* Power off LVDS channel. */
|
|
switch (plvds_chip_info->output_interface) {
|
|
case INTERFACE_LVDS0:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x80, BIT7);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_LVDS1:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_LVDS0LVDS1:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void integrated_lvds_enable(struct lvds_setting_information
|
|
*plvds_setting_info,
|
|
struct lvds_chip_information *plvds_chip_info)
|
|
{
|
|
DEBUG_MSG(KERN_INFO "integrated_lvds_enable, out_interface:%d\n",
|
|
plvds_chip_info->output_interface);
|
|
if (plvds_setting_info->lcd_mode == LCD_SPWG)
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT0 + BIT1);
|
|
else
|
|
viafb_write_reg_mask(CRD2, VIACR, 0x03, BIT0 + BIT1);
|
|
|
|
switch (plvds_chip_info->output_interface) {
|
|
case INTERFACE_LVDS0LVDS1:
|
|
case INTERFACE_LVDS0:
|
|
/* Use first power sequence control: */
|
|
/* Use hardware control power sequence. */
|
|
viafb_write_reg_mask(CR91, VIACR, 0, BIT0);
|
|
/* Turn on back light. */
|
|
viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7);
|
|
/* Turn on hardware power sequence. */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
|
|
break;
|
|
case INTERFACE_LVDS1:
|
|
/* Use second power sequence control: */
|
|
/* Use hardware control power sequence. */
|
|
viafb_write_reg_mask(CRD3, VIACR, 0, BIT0);
|
|
/* Turn on back light. */
|
|
viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7);
|
|
/* Turn on hardware power sequence. */
|
|
viafb_write_reg_mask(CRD4, VIACR, 0x02, BIT1);
|
|
break;
|
|
}
|
|
|
|
/* Power on LVDS channel. */
|
|
switch (plvds_chip_info->output_interface) {
|
|
case INTERFACE_LVDS0:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0, BIT7);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_LVDS1:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0, BIT6);
|
|
break;
|
|
}
|
|
|
|
case INTERFACE_LVDS0LVDS1:
|
|
{
|
|
viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
void viafb_lcd_disable(void)
|
|
{
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
|
|
lcd_powersequence_off();
|
|
/* DI1 pad off */
|
|
viafb_write_reg_mask(SR1E, VIASR, 0x00, 0x30);
|
|
} else if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
|
|
if (viafb_LCD2_ON
|
|
&& (INTEGRATED_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name))
|
|
integrated_lvds_disable(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info2);
|
|
if (INTEGRATED_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
|
|
integrated_lvds_disable(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
if (VT1636_LVDS == viaparinfo->chip_info->
|
|
lvds_chip_info.lvds_chip_name)
|
|
viafb_disable_lvds_vt1636(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
} else if (VT1636_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
|
|
viafb_disable_lvds_vt1636(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
} else {
|
|
/* Backlight off */
|
|
viafb_write_reg_mask(SR3D, VIASR, 0x00, 0x20);
|
|
/* 24 bit DI data paht off */
|
|
viafb_write_reg_mask(CR91, VIACR, 0x80, 0x80);
|
|
}
|
|
|
|
/* Disable expansion bit */
|
|
viafb_write_reg_mask(CR79, VIACR, 0x00, 0x01);
|
|
/* Simultaneout disabled */
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x00, 0x08);
|
|
}
|
|
|
|
static void set_lcd_output_path(int set_iga, int output_interface)
|
|
{
|
|
switch (output_interface) {
|
|
case INTERFACE_DFP:
|
|
if ((UNICHROME_K8M890 == viaparinfo->chip_info->gfx_chip_name)
|
|
|| (UNICHROME_P4M890 ==
|
|
viaparinfo->chip_info->gfx_chip_name))
|
|
viafb_write_reg_mask(CR97, VIACR, 0x84,
|
|
BIT7 + BIT2 + BIT1 + BIT0);
|
|
/* fall through */
|
|
case INTERFACE_DVP0:
|
|
case INTERFACE_DVP1:
|
|
case INTERFACE_DFP_HIGH:
|
|
case INTERFACE_DFP_LOW:
|
|
if (set_iga == IGA2)
|
|
viafb_write_reg(CR91, VIACR, 0x00);
|
|
break;
|
|
}
|
|
}
|
|
|
|
void viafb_lcd_enable(void)
|
|
{
|
|
viafb_write_reg_mask(CR6B, VIACR, 0x00, BIT3);
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
|
|
set_lcd_output_path(viaparinfo->lvds_setting_info->iga_path,
|
|
viaparinfo->chip_info->lvds_chip_info.output_interface);
|
|
if (viafb_LCD2_ON)
|
|
set_lcd_output_path(viaparinfo->lvds_setting_info2->iga_path,
|
|
viaparinfo->chip_info->
|
|
lvds_chip_info2.output_interface);
|
|
|
|
if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
|
|
/* DI1 pad on */
|
|
viafb_write_reg_mask(SR1E, VIASR, 0x30, 0x30);
|
|
lcd_powersequence_on();
|
|
} else if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
|
|
if (viafb_LCD2_ON && (INTEGRATED_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name))
|
|
integrated_lvds_enable(viaparinfo->lvds_setting_info2, \
|
|
&viaparinfo->chip_info->lvds_chip_info2);
|
|
if (INTEGRATED_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
|
|
integrated_lvds_enable(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
if (VT1636_LVDS == viaparinfo->chip_info->
|
|
lvds_chip_info.lvds_chip_name)
|
|
viafb_enable_lvds_vt1636(viaparinfo->
|
|
lvds_setting_info, &viaparinfo->chip_info->
|
|
lvds_chip_info);
|
|
} else if (VT1636_LVDS ==
|
|
viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
|
|
viafb_enable_lvds_vt1636(viaparinfo->lvds_setting_info,
|
|
&viaparinfo->chip_info->lvds_chip_info);
|
|
} else {
|
|
/* Backlight on */
|
|
viafb_write_reg_mask(SR3D, VIASR, 0x20, 0x20);
|
|
/* 24 bit DI data paht on */
|
|
viafb_write_reg_mask(CR91, VIACR, 0x00, 0x80);
|
|
/* LCD enabled */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x48, 0x48);
|
|
}
|
|
}
|
|
|
|
static void lcd_powersequence_off(void)
|
|
{
|
|
int i, mask, data;
|
|
|
|
/* Software control power sequence */
|
|
viafb_write_reg_mask(CR91, VIACR, 0x11, 0x11);
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
mask = PowerSequenceOff[0][i];
|
|
data = PowerSequenceOff[1][i] & mask;
|
|
viafb_write_reg_mask(CR91, VIACR, (u8) data, (u8) mask);
|
|
udelay(PowerSequenceOff[2][i]);
|
|
}
|
|
|
|
/* Disable LCD */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x00, 0x08);
|
|
}
|
|
|
|
static void lcd_powersequence_on(void)
|
|
{
|
|
int i, mask, data;
|
|
|
|
/* Software control power sequence */
|
|
viafb_write_reg_mask(CR91, VIACR, 0x11, 0x11);
|
|
|
|
/* Enable LCD */
|
|
viafb_write_reg_mask(CR6A, VIACR, 0x08, 0x08);
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
mask = PowerSequenceOn[0][i];
|
|
data = PowerSequenceOn[1][i] & mask;
|
|
viafb_write_reg_mask(CR91, VIACR, (u8) data, (u8) mask);
|
|
udelay(PowerSequenceOn[2][i]);
|
|
}
|
|
|
|
udelay(1);
|
|
}
|
|
|
|
static void fill_lcd_format(void)
|
|
{
|
|
u8 bdithering = 0, bdual = 0;
|
|
|
|
if (viaparinfo->lvds_setting_info->device_lcd_dualedge)
|
|
bdual = BIT4;
|
|
if (viaparinfo->lvds_setting_info->LCDDithering)
|
|
bdithering = BIT0;
|
|
/* Dual & Dithering */
|
|
viafb_write_reg_mask(CR88, VIACR, (bdithering | bdual), BIT4 + BIT0);
|
|
}
|
|
|
|
static void check_diport_of_integrated_lvds(
|
|
struct lvds_chip_information *plvds_chip_info,
|
|
struct lvds_setting_information
|
|
*plvds_setting_info)
|
|
{
|
|
/* Determine LCD DI Port by hardware layout. */
|
|
switch (viafb_display_hardware_layout) {
|
|
case HW_LAYOUT_LCD_ONLY:
|
|
{
|
|
if (plvds_setting_info->device_lcd_dualedge) {
|
|
plvds_chip_info->output_interface =
|
|
INTERFACE_LVDS0LVDS1;
|
|
} else {
|
|
plvds_chip_info->output_interface =
|
|
INTERFACE_LVDS0;
|
|
}
|
|
|
|
break;
|
|
}
|
|
|
|
case HW_LAYOUT_DVI_ONLY:
|
|
{
|
|
plvds_chip_info->output_interface = INTERFACE_NONE;
|
|
break;
|
|
}
|
|
|
|
case HW_LAYOUT_LCD1_LCD2:
|
|
case HW_LAYOUT_LCD_EXTERNAL_LCD2:
|
|
{
|
|
plvds_chip_info->output_interface =
|
|
INTERFACE_LVDS0LVDS1;
|
|
break;
|
|
}
|
|
|
|
case HW_LAYOUT_LCD_DVI:
|
|
{
|
|
plvds_chip_info->output_interface = INTERFACE_LVDS1;
|
|
break;
|
|
}
|
|
|
|
default:
|
|
{
|
|
plvds_chip_info->output_interface = INTERFACE_LVDS1;
|
|
break;
|
|
}
|
|
}
|
|
|
|
DEBUG_MSG(KERN_INFO
|
|
"Display Hardware Layout: 0x%x, LCD DI Port: 0x%x\n",
|
|
viafb_display_hardware_layout,
|
|
plvds_chip_info->output_interface);
|
|
}
|
|
|
|
void viafb_init_lvds_output_interface(struct lvds_chip_information
|
|
*plvds_chip_info,
|
|
struct lvds_setting_information
|
|
*plvds_setting_info)
|
|
{
|
|
if (INTERFACE_NONE != plvds_chip_info->output_interface) {
|
|
/*Do nothing, lcd port is specified by module parameter */
|
|
return;
|
|
}
|
|
|
|
switch (plvds_chip_info->lvds_chip_name) {
|
|
|
|
case VT1636_LVDS:
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_CX700:
|
|
plvds_chip_info->output_interface = INTERFACE_DVP1;
|
|
break;
|
|
case UNICHROME_CN700:
|
|
plvds_chip_info->output_interface = INTERFACE_DFP_LOW;
|
|
break;
|
|
default:
|
|
plvds_chip_info->output_interface = INTERFACE_DVP0;
|
|
break;
|
|
}
|
|
break;
|
|
|
|
case INTEGRATED_LVDS:
|
|
check_diport_of_integrated_lvds(plvds_chip_info,
|
|
plvds_setting_info);
|
|
break;
|
|
|
|
default:
|
|
switch (viaparinfo->chip_info->gfx_chip_name) {
|
|
case UNICHROME_K8M890:
|
|
case UNICHROME_P4M900:
|
|
case UNICHROME_P4M890:
|
|
plvds_chip_info->output_interface = INTERFACE_DFP_LOW;
|
|
break;
|
|
default:
|
|
plvds_chip_info->output_interface = INTERFACE_DFP;
|
|
break;
|
|
}
|
|
break;
|
|
}
|
|
}
|
|
|
|
bool viafb_lcd_get_mobile_state(bool *mobile)
|
|
{
|
|
unsigned char __iomem *romptr, *tableptr, *biosptr;
|
|
u8 core_base;
|
|
/* Rom address */
|
|
const u32 romaddr = 0x000C0000;
|
|
u16 start_pattern;
|
|
|
|
biosptr = ioremap(romaddr, 0x10000);
|
|
start_pattern = readw(biosptr);
|
|
|
|
/* Compare pattern */
|
|
if (start_pattern == 0xAA55) {
|
|
/* Get the start of Table */
|
|
/* 0x1B means BIOS offset position */
|
|
romptr = biosptr + 0x1B;
|
|
tableptr = biosptr + readw(romptr);
|
|
|
|
/* Get the start of biosver structure */
|
|
/* 18 means BIOS version position. */
|
|
romptr = tableptr + 18;
|
|
romptr = biosptr + readw(romptr);
|
|
|
|
/* The offset should be 44, but the
|
|
actual image is less three char. */
|
|
/* pRom += 44; */
|
|
romptr += 41;
|
|
|
|
core_base = readb(romptr);
|
|
|
|
if (core_base & 0x8)
|
|
*mobile = false;
|
|
else
|
|
*mobile = true;
|
|
/* release memory */
|
|
iounmap(biosptr);
|
|
|
|
return true;
|
|
} else {
|
|
iounmap(biosptr);
|
|
return false;
|
|
}
|
|
}
|