164 lines
5.7 KiB
C
164 lines
5.7 KiB
C
/*
|
|
* Copyright(c) 2016 Intel Corporation.
|
|
*
|
|
* This file is provided under a dual BSD/GPLv2 license. When using or
|
|
* redistributing this file, you may do so under either license.
|
|
*
|
|
* GPL LICENSE SUMMARY
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* BSD LICENSE
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* - Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* - Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* - Neither the name of Intel Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
*/
|
|
#if !defined(__RVT_TRACE_TX_H) || defined(TRACE_HEADER_MULTI_READ)
|
|
#define __RVT_TRACE_TX_H
|
|
|
|
#include <linux/tracepoint.h>
|
|
#include <linux/trace_seq.h>
|
|
|
|
#include <rdma/ib_verbs.h>
|
|
#include <rdma/rdma_vt.h>
|
|
|
|
#undef TRACE_SYSTEM
|
|
#define TRACE_SYSTEM rvt_tx
|
|
|
|
#define wr_opcode_name(opcode) { IB_WR_##opcode, #opcode }
|
|
#define show_wr_opcode(opcode) \
|
|
__print_symbolic(opcode, \
|
|
wr_opcode_name(RDMA_WRITE), \
|
|
wr_opcode_name(RDMA_WRITE_WITH_IMM), \
|
|
wr_opcode_name(SEND), \
|
|
wr_opcode_name(SEND_WITH_IMM), \
|
|
wr_opcode_name(RDMA_READ), \
|
|
wr_opcode_name(ATOMIC_CMP_AND_SWP), \
|
|
wr_opcode_name(ATOMIC_FETCH_AND_ADD), \
|
|
wr_opcode_name(LSO), \
|
|
wr_opcode_name(SEND_WITH_INV), \
|
|
wr_opcode_name(RDMA_READ_WITH_INV), \
|
|
wr_opcode_name(LOCAL_INV), \
|
|
wr_opcode_name(MASKED_ATOMIC_CMP_AND_SWP), \
|
|
wr_opcode_name(MASKED_ATOMIC_FETCH_AND_ADD), \
|
|
wr_opcode_name(RESERVED1), \
|
|
wr_opcode_name(RESERVED2), \
|
|
wr_opcode_name(RESERVED3), \
|
|
wr_opcode_name(RESERVED4), \
|
|
wr_opcode_name(RESERVED5), \
|
|
wr_opcode_name(RESERVED6), \
|
|
wr_opcode_name(RESERVED7), \
|
|
wr_opcode_name(RESERVED8), \
|
|
wr_opcode_name(RESERVED9), \
|
|
wr_opcode_name(RESERVED10))
|
|
|
|
#define POS_PRN \
|
|
"[%s] wqe %p wr_id %llx send_flags %x qpn %x qpt %u psn %x lpsn %x ssn %x length %u opcode 0x%.2x,%s size %u avail %u head %u last %u pid %u num_sge %u wr_num_sge %u"
|
|
|
|
TRACE_EVENT(
|
|
rvt_post_one_wr,
|
|
TP_PROTO(struct rvt_qp *qp, struct rvt_swqe *wqe, int wr_num_sge),
|
|
TP_ARGS(qp, wqe, wr_num_sge),
|
|
TP_STRUCT__entry(
|
|
RDI_DEV_ENTRY(ib_to_rvt(qp->ibqp.device))
|
|
__field(u64, wr_id)
|
|
__field(struct rvt_swqe *, wqe)
|
|
__field(u32, qpn)
|
|
__field(u32, qpt)
|
|
__field(u32, psn)
|
|
__field(u32, lpsn)
|
|
__field(u32, length)
|
|
__field(u32, opcode)
|
|
__field(u32, size)
|
|
__field(u32, avail)
|
|
__field(u32, head)
|
|
__field(u32, last)
|
|
__field(u32, ssn)
|
|
__field(int, send_flags)
|
|
__field(pid_t, pid)
|
|
__field(int, num_sge)
|
|
__field(int, wr_num_sge)
|
|
),
|
|
TP_fast_assign(
|
|
RDI_DEV_ASSIGN(ib_to_rvt(qp->ibqp.device))
|
|
__entry->wqe = wqe;
|
|
__entry->wr_id = wqe->wr.wr_id;
|
|
__entry->qpn = qp->ibqp.qp_num;
|
|
__entry->qpt = qp->ibqp.qp_type;
|
|
__entry->psn = wqe->psn;
|
|
__entry->lpsn = wqe->lpsn;
|
|
__entry->length = wqe->length;
|
|
__entry->opcode = wqe->wr.opcode;
|
|
__entry->size = qp->s_size;
|
|
__entry->avail = qp->s_avail;
|
|
__entry->head = qp->s_head;
|
|
__entry->last = qp->s_last;
|
|
__entry->pid = qp->pid;
|
|
__entry->ssn = wqe->ssn;
|
|
__entry->send_flags = wqe->wr.send_flags;
|
|
__entry->num_sge = wqe->wr.num_sge;
|
|
__entry->wr_num_sge = wr_num_sge;
|
|
),
|
|
TP_printk(
|
|
POS_PRN,
|
|
__get_str(dev),
|
|
__entry->wqe,
|
|
__entry->wr_id,
|
|
__entry->send_flags,
|
|
__entry->qpn,
|
|
__entry->qpt,
|
|
__entry->psn,
|
|
__entry->lpsn,
|
|
__entry->ssn,
|
|
__entry->length,
|
|
__entry->opcode, show_wr_opcode(__entry->opcode),
|
|
__entry->size,
|
|
__entry->avail,
|
|
__entry->head,
|
|
__entry->last,
|
|
__entry->pid,
|
|
__entry->num_sge,
|
|
__entry->wr_num_sge
|
|
)
|
|
);
|
|
|
|
#endif /* __RVT_TRACE_TX_H */
|
|
|
|
#undef TRACE_INCLUDE_PATH
|
|
#undef TRACE_INCLUDE_FILE
|
|
#define TRACE_INCLUDE_PATH .
|
|
#define TRACE_INCLUDE_FILE trace_tx
|
|
#include <trace/define_trace.h>
|
|
|