48 lines
1.3 KiB
C
48 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_MMC_MT6739_H
|
|
#define _DT_BINDINGS_MMC_MT6739_H
|
|
|
|
#define MSDC_EMMC (0)
|
|
#define MSDC_SD (1)
|
|
#define MSDC_SDIO (2)
|
|
|
|
#define MSDC_CD_HIGH (1)
|
|
#define MSDC_CD_LOW (0)
|
|
|
|
#define MSDC0_CLKSRC_26MHZ (0)
|
|
#define MSDC0_CLKSRC_400MHZ (1)
|
|
#define MSDC0_CLKSRC_800MHZ (2)
|
|
#define MSDC0_CLKSRC_156MHZ (3)
|
|
#define MSDC0_CLKSRC_182MHZ (4)
|
|
#define MSDC0_CLKSRC_364MHZ (5)
|
|
#define MSDC0_CLKSRC_200MHZ (6)
|
|
#define MSDC0_CLKSRC_312MHZ (7)
|
|
|
|
#define MSDC1_CLKSRC_26MHZ (0)
|
|
#define MSDC1_CLKSRC_208MHZ (1)
|
|
#define MSDC1_CLKSRC_200MHZ (2)
|
|
#define MSDC1_CLKSRC_156MHZ (3)
|
|
#define MSDC1_CLKSRC_182MHZ (4)
|
|
/* #define MSDC1_CLKSRC_156MHZ (5) */
|
|
#define MSDC1_CLKSRC_178MHZ (6)
|
|
#define MSDC1_CLKSRC_400MHZ (7)
|
|
|
|
#define MSDC3_CLKSRC_26MHZ (0)
|
|
#define MSDC3_CLKSRC_208MHZ (1)
|
|
#define MSDC3_CLKSRC_400MHZ (2)
|
|
#define MSDC3_CLKSRC_156MHZ (3)
|
|
#define MSDC3_CLKSRC_182MHZ (4)
|
|
#define MSDC3_CLKSRC_312MHZ (5)
|
|
#define MSDC3_CLKSRC_364MHZ (6)
|
|
#define MSDC3_CLKSRC_200MHZ (7)
|
|
|
|
#define MSDC_SMPL_RISING (0)
|
|
#define MSDC_SMPL_FALLING (1)
|
|
#define MSDC_SMPL_SEPARATE (2)
|
|
|
|
#endif /* _DT_BINDINGS_MMC_MT6739_H */
|