298 lines
11 KiB
C
298 lines
11 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2016 MediaTek Inc.
|
|
*/
|
|
|
|
struct nvt_ts_mem_map {
|
|
uint32_t EVENT_BUF_ADDR;
|
|
uint32_t RAW_PIPE0_ADDR;
|
|
uint32_t RAW_PIPE1_ADDR;
|
|
uint32_t BASELINE_ADDR;
|
|
uint32_t BASELINE_BTN_ADDR;
|
|
uint32_t DIFF_PIPE0_ADDR;
|
|
uint32_t DIFF_PIPE1_ADDR;
|
|
uint32_t RAW_BTN_PIPE0_ADDR;
|
|
uint32_t RAW_BTN_PIPE1_ADDR;
|
|
uint32_t DIFF_BTN_PIPE0_ADDR;
|
|
uint32_t DIFF_BTN_PIPE1_ADDR;
|
|
uint32_t READ_FLASH_CHECKSUM_ADDR;
|
|
uint32_t RW_FLASH_DATA_ADDR;
|
|
/* Phase 2 Host Download */
|
|
uint32_t BOOT_RDY_ADDR;
|
|
uint32_t POR_CD_ADDR;
|
|
/* BLD CRC */
|
|
uint32_t BLD_LENGTH_ADDR;
|
|
uint32_t ILM_LENGTH_ADDR;
|
|
uint32_t DLM_LENGTH_ADDR;
|
|
uint32_t BLD_DES_ADDR;
|
|
uint32_t ILM_DES_ADDR;
|
|
uint32_t DLM_DES_ADDR;
|
|
uint32_t G_ILM_CHECKSUM_ADDR;
|
|
uint32_t G_DLM_CHECKSUM_ADDR;
|
|
uint32_t R_ILM_CHECKSUM_ADDR;
|
|
uint32_t R_DLM_CHECKSUM_ADDR;
|
|
uint32_t BLD_CRC_EN_ADDR;
|
|
uint32_t DMA_CRC_EN_ADDR;
|
|
uint32_t BLD_ILM_DLM_CRC_ADDR;
|
|
uint32_t DMA_CRC_FLAG_ADDR;
|
|
};
|
|
|
|
struct nvt_ts_hw_info {
|
|
uint8_t carrier_system;
|
|
uint8_t hw_crc;
|
|
};
|
|
|
|
static const struct nvt_ts_mem_map NT36526_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x22D00,
|
|
.RAW_PIPE0_ADDR = 0x24000,
|
|
.RAW_PIPE1_ADDR = 0x24000,
|
|
.BASELINE_ADDR = 0x21758,
|
|
.BASELINE_BTN_ADDR = 0,
|
|
.DIFF_PIPE0_ADDR = 0x20AB0,
|
|
.DIFF_PIPE1_ADDR = 0x24AB0,
|
|
.RAW_BTN_PIPE0_ADDR = 0,
|
|
.RAW_BTN_PIPE1_ADDR = 0,
|
|
.DIFF_BTN_PIPE0_ADDR = 0,
|
|
.DIFF_BTN_PIPE1_ADDR = 0,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x24000,
|
|
.RW_FLASH_DATA_ADDR = 0x24002,
|
|
/* Phase 2 Host Download */
|
|
.BOOT_RDY_ADDR = 0x3F10D,
|
|
/* BLD CRC */
|
|
.BLD_LENGTH_ADDR = 0x3F138, //0x3F138 ~ 0x3F13A (3 bytes)
|
|
.ILM_LENGTH_ADDR = 0x3F118, //0x3F118 ~ 0x3F11A (3 bytes)
|
|
.DLM_LENGTH_ADDR = 0x3F130, //0x3F130 ~ 0x3F132 (3 bytes)
|
|
.BLD_DES_ADDR = 0x3F114, //0x3F114 ~ 0x3F116 (3 bytes)
|
|
.ILM_DES_ADDR = 0x3F128, //0x3F128 ~ 0x3F12A (3 bytes)
|
|
.DLM_DES_ADDR = 0x3F12C, //0x3F12C ~ 0x3F12E (3 bytes)
|
|
.G_ILM_CHECKSUM_ADDR = 0x3F100, //0x3F100 ~ 0x3F103 (4 bytes)
|
|
.G_DLM_CHECKSUM_ADDR = 0x3F104, //0x3F104 ~ 0x3F107 (4 bytes)
|
|
.R_ILM_CHECKSUM_ADDR = 0x3F120, //0x3F120 ~ 0x3F123 (4 bytes)
|
|
.R_DLM_CHECKSUM_ADDR = 0x3F124, //0x3F124 ~ 0x3F127 (4 bytes)
|
|
.BLD_CRC_EN_ADDR = 0x3F30E,
|
|
.DMA_CRC_EN_ADDR = 0x3F136,
|
|
.BLD_ILM_DLM_CRC_ADDR = 0x3F133,
|
|
.DMA_CRC_FLAG_ADDR = 0x3F134,
|
|
};
|
|
|
|
|
|
static const struct nvt_ts_mem_map NT36675_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x22D00,
|
|
.RAW_PIPE0_ADDR = 0x24000,
|
|
.RAW_PIPE1_ADDR = 0x24000,
|
|
.BASELINE_ADDR = 0x21B90,
|
|
.BASELINE_BTN_ADDR = 0,
|
|
.DIFF_PIPE0_ADDR = 0x20C60,
|
|
.DIFF_PIPE1_ADDR = 0x24C60,
|
|
.RAW_BTN_PIPE0_ADDR = 0,
|
|
.RAW_BTN_PIPE1_ADDR = 0,
|
|
.DIFF_BTN_PIPE0_ADDR = 0,
|
|
.DIFF_BTN_PIPE1_ADDR = 0,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x24000,
|
|
.RW_FLASH_DATA_ADDR = 0x24002,
|
|
/* Phase 2 Host Download */
|
|
.BOOT_RDY_ADDR = 0x3F10D,
|
|
/* BLD CRC */
|
|
.BLD_LENGTH_ADDR = 0x3F138, //0x3F138 ~ 0x3F13A (3 bytes)
|
|
.ILM_LENGTH_ADDR = 0x3F118, //0x3F118 ~ 0x3F11A (3 bytes)
|
|
.DLM_LENGTH_ADDR = 0x3F130, //0x3F130 ~ 0x3F132 (3 bytes)
|
|
.BLD_DES_ADDR = 0x3F114, //0x3F114 ~ 0x3F116 (3 bytes)
|
|
.ILM_DES_ADDR = 0x3F128, //0x3F128 ~ 0x3F12A (3 bytes)
|
|
.DLM_DES_ADDR = 0x3F12C, //0x3F12C ~ 0x3F12E (3 bytes)
|
|
.G_ILM_CHECKSUM_ADDR = 0x3F100, //0x3F100 ~ 0x3F103 (4 bytes)
|
|
.G_DLM_CHECKSUM_ADDR = 0x3F104, //0x3F104 ~ 0x3F107 (4 bytes)
|
|
.R_ILM_CHECKSUM_ADDR = 0x3F120, //0x3F120 ~ 0x3F123 (4 bytes)
|
|
.R_DLM_CHECKSUM_ADDR = 0x3F124, //0x3F124 ~ 0x3F127 (4 bytes)
|
|
.BLD_CRC_EN_ADDR = 0x3F30E,
|
|
.DMA_CRC_EN_ADDR = 0x3F136,
|
|
.BLD_ILM_DLM_CRC_ADDR = 0x3F133,
|
|
.DMA_CRC_FLAG_ADDR = 0x3F134,
|
|
};
|
|
|
|
|
|
static const struct nvt_ts_mem_map NT36672A_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x21C00,
|
|
.RAW_PIPE0_ADDR = 0x20000,
|
|
.RAW_PIPE1_ADDR = 0x23000,
|
|
.BASELINE_ADDR = 0x20BFC,
|
|
.BASELINE_BTN_ADDR = 0x23BFC,
|
|
.DIFF_PIPE0_ADDR = 0x206DC,
|
|
.DIFF_PIPE1_ADDR = 0x236DC,
|
|
.RAW_BTN_PIPE0_ADDR = 0x20510,
|
|
.RAW_BTN_PIPE1_ADDR = 0x23510,
|
|
.DIFF_BTN_PIPE0_ADDR = 0x20BF0,
|
|
.DIFF_BTN_PIPE1_ADDR = 0x23BF0,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x24000,
|
|
.RW_FLASH_DATA_ADDR = 0x24002,
|
|
/* Phase 2 Host Download */
|
|
.BOOT_RDY_ADDR = 0x3F10D,
|
|
/* BLD CRC */
|
|
.BLD_LENGTH_ADDR = 0x3F10E, //0x3F10E ~ 0x3F10F (2 bytes)
|
|
.ILM_LENGTH_ADDR = 0x3F118, //0x3F118 ~ 0x3F119 (2 bytes)
|
|
.DLM_LENGTH_ADDR = 0x3F130, //0x3F130 ~ 0x3F131 (2 bytes)
|
|
.BLD_DES_ADDR = 0x3F114, //0x3F114 ~ 0x3F116 (3 bytes)
|
|
.ILM_DES_ADDR = 0x3F128, //0x3F128 ~ 0x3F12A (3 bytes)
|
|
.DLM_DES_ADDR = 0x3F12C, //0x3F12C ~ 0x3F12E (3 bytes)
|
|
.G_ILM_CHECKSUM_ADDR = 0x3F100, //0x3F100 ~ 0x3F103 (4 bytes)
|
|
.G_DLM_CHECKSUM_ADDR = 0x3F104, //0x3F104 ~ 0x3F107 (4 bytes)
|
|
.R_ILM_CHECKSUM_ADDR = 0x3F120, //0x3F120 ~ 0x3F123 (4 bytes)
|
|
.R_DLM_CHECKSUM_ADDR = 0x3F124, //0x3F124 ~ 0x3F127 (4 bytes)
|
|
.BLD_CRC_EN_ADDR = 0x3F30E,
|
|
.DMA_CRC_EN_ADDR = 0x3F132,
|
|
.BLD_ILM_DLM_CRC_ADDR = 0x3F133,
|
|
.DMA_CRC_FLAG_ADDR = 0x3F134,
|
|
};
|
|
|
|
static const struct nvt_ts_mem_map NT36772_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x11E00,
|
|
.RAW_PIPE0_ADDR = 0x10000,
|
|
.RAW_PIPE1_ADDR = 0x12000,
|
|
.BASELINE_ADDR = 0x10E70,
|
|
.BASELINE_BTN_ADDR = 0x12E70,
|
|
.DIFF_PIPE0_ADDR = 0x10830,
|
|
.DIFF_PIPE1_ADDR = 0x12830,
|
|
.RAW_BTN_PIPE0_ADDR = 0x10E60,
|
|
.RAW_BTN_PIPE1_ADDR = 0x12E60,
|
|
.DIFF_BTN_PIPE0_ADDR = 0x10E68,
|
|
.DIFF_BTN_PIPE1_ADDR = 0x12E68,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x14000,
|
|
.RW_FLASH_DATA_ADDR = 0x14002,
|
|
/* Phase 2 Host Download */
|
|
.BOOT_RDY_ADDR = 0x1F141,
|
|
.POR_CD_ADDR = 0x1F61C,
|
|
/* BLD CRC */
|
|
.R_ILM_CHECKSUM_ADDR = 0x1BF00,
|
|
};
|
|
|
|
static const struct nvt_ts_mem_map NT36525_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x11A00,
|
|
.RAW_PIPE0_ADDR = 0x10000,
|
|
.RAW_PIPE1_ADDR = 0x12000,
|
|
.BASELINE_ADDR = 0x10B08,
|
|
.BASELINE_BTN_ADDR = 0x12B08,
|
|
.DIFF_PIPE0_ADDR = 0x1064C,
|
|
.DIFF_PIPE1_ADDR = 0x1264C,
|
|
.RAW_BTN_PIPE0_ADDR = 0x10634,
|
|
.RAW_BTN_PIPE1_ADDR = 0x12634,
|
|
.DIFF_BTN_PIPE0_ADDR = 0x10AFC,
|
|
.DIFF_BTN_PIPE1_ADDR = 0x12AFC,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x14000,
|
|
.RW_FLASH_DATA_ADDR = 0x14002,
|
|
/* Phase 2 Host Download */
|
|
.BOOT_RDY_ADDR = 0x1F141,
|
|
.POR_CD_ADDR = 0x1F61C,
|
|
/* BLD CRC */
|
|
.R_ILM_CHECKSUM_ADDR = 0x1BF00,
|
|
};
|
|
|
|
static const struct nvt_ts_mem_map NT36676F_memory_map = {
|
|
.EVENT_BUF_ADDR = 0x11A00,
|
|
.RAW_PIPE0_ADDR = 0x10000,
|
|
.RAW_PIPE1_ADDR = 0x12000,
|
|
.BASELINE_ADDR = 0x10B08,
|
|
.BASELINE_BTN_ADDR = 0x12B08,
|
|
.DIFF_PIPE0_ADDR = 0x1064C,
|
|
.DIFF_PIPE1_ADDR = 0x1264C,
|
|
.RAW_BTN_PIPE0_ADDR = 0x10634,
|
|
.RAW_BTN_PIPE1_ADDR = 0x12634,
|
|
.DIFF_BTN_PIPE0_ADDR = 0x10AFC,
|
|
.DIFF_BTN_PIPE1_ADDR = 0x12AFC,
|
|
.READ_FLASH_CHECKSUM_ADDR = 0x14000,
|
|
.RW_FLASH_DATA_ADDR = 0x14002,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36526_hw_info = {
|
|
.carrier_system = 2,
|
|
.hw_crc = 2,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36675_hw_info = {
|
|
.carrier_system = 2,
|
|
.hw_crc = 2,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36672A_hw_info = {
|
|
.carrier_system = 0,
|
|
.hw_crc = 1,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36772_hw_info = {
|
|
.carrier_system = 0,
|
|
.hw_crc = 0,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36525_hw_info = {
|
|
.carrier_system = 0,
|
|
.hw_crc = 0,
|
|
};
|
|
|
|
static struct nvt_ts_hw_info NT36676F_hw_info = {
|
|
.carrier_system = 0,
|
|
.hw_crc = 0,
|
|
};
|
|
|
|
#define NVT_ID_BYTE_MAX 6
|
|
struct nvt_ts_trim_id_table {
|
|
uint8_t id[NVT_ID_BYTE_MAX];
|
|
uint8_t mask[NVT_ID_BYTE_MAX];
|
|
const struct nvt_ts_mem_map *mmap;
|
|
const struct nvt_ts_hw_info *hwinfo;
|
|
};
|
|
|
|
static const struct nvt_ts_trim_id_table trim_id_table[] = {
|
|
{.id = {0x0D, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0x20, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0x00, 0xFF, 0xFF, 0x80, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0x0C, 0xFF, 0xFF, 0x25, 0x65, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0E, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0x0C, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x26, 0x65, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36526_memory_map, .hwinfo = &NT36526_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x75, 0x66, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36675_memory_map, .hwinfo = &NT36675_hw_info},
|
|
{.id = {0x0B, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0B, 0xFF, 0xFF, 0x82, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0B, 0xFF, 0xFF, 0x25, 0x65, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0A, 0xFF, 0xFF, 0x72, 0x65, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0A, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0A, 0xFF, 0xFF, 0x82, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0A, 0xFF, 0xFF, 0x70, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0B, 0xFF, 0xFF, 0x70, 0x66, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x0A, 0xFF, 0xFF, 0x72, 0x67, 0x03}, .mask = {1, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36672A_memory_map, .hwinfo = &NT36672A_hw_info},
|
|
{.id = {0x55, 0x00, 0xFF, 0x00, 0x00, 0x00}, .mask = {1, 1, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0x55, 0x72, 0xFF, 0x00, 0x00, 0x00}, .mask = {1, 1, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xAA, 0x00, 0xFF, 0x00, 0x00, 0x00}, .mask = {1, 1, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xAA, 0x72, 0xFF, 0x00, 0x00, 0x00}, .mask = {1, 1, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x72, 0x67, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x70, 0x66, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x70, 0x67, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x72, 0x66, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36772_memory_map, .hwinfo = &NT36772_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x25, 0x65, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36525_memory_map, .hwinfo = &NT36525_hw_info},
|
|
{.id = {0xFF, 0xFF, 0xFF, 0x76, 0x66, 0x03}, .mask = {0, 0, 0, 1, 1, 1},
|
|
.mmap = &NT36676F_memory_map, .hwinfo = &NT36676F_hw_info}
|
|
};
|